网站首页

OFDm full code

于 2023-02-08 发布文件大小:224.42 kB

 0  160

下载积分: 2 下载次数: 1

我要下载

代码说明：

veriog code for fodm.It includes transmitter and receiver. Transmitter part has serial in parallel out, decoder, interleaver, IFFT and finally to the transmitter block. Receiver part has the reverse order to transmitter.

下载说明：请别用迅雷下载，失败请重下，重下不扣分！

发表评论

0 个回复

4BITMUIT
利用LPM_MUIT宏模块设计一个四位数据乘法器(Use LPM_MUIT macro module design a four data Multiplier)

2013-09-05 10:06:52下载

积分：1
emif2axi_v1_00_a
说明： emif接口转axi接口，在多个项目中使用，功能完善(EMIF interface to Axi interface, used in many projects, perfect function)

2020-12-01 15:29:26下载

积分：1
turbo
详细讲述TURBO码的FPGA实现原理，可作参考，不是码源(A detailed account of the FPGA implementation of principle of the TURBO code can be used as reference, not source code)

2012-05-01 13:12:59下载

积分：1
加减法器
可实现两个4bit补码的加法及减法，有溢出提示(adder with overflow hint)

2017-07-19 20:52:42下载

积分：1
一个具有同步置，异步清零的D触发器Verilog作业
设计一个具有同步置1，异步清零的D触发器。设计一个类似74LS160的计数器(Design an D trigger with synchronous reset 1 and asynchronous reset. Design a counter like 74LS160.)

2020-06-27 00:40:01下载

积分：1
Dodge_block
用Verilog实现的基于FPGA的简单避障游戏(A game based on FPGA,using Verilog)

2020-07-29 22:38:39下载

积分：1
qts_qii55002
ALTERA on chip fifo. this document is from altera. good resouce

2010-09-26 22:12:17下载

积分：1
dr6—ise-F
用FPGA开发板的按键作为电子表的时间初值设置控制信号，数码管当前时间值输出。用按键选择分别输出：分、秒、1/10秒。(With FPGA development board button, as the time value of the electronic table, set the control signal, digital tube current time value output. Select output by buttons: minutes, seconds, and 1/10 seconds.)

2017-10-11 21:19:55下载

积分：1
FPGA读写SDRAM的实例
fpga 对sdram的读写在quartus平台下可以仿真实现

2022-08-05 12:30:47下载

积分：1
HASH
hash加速器的verilog实现，也用于fpga或asic(hash verilog rtl )

2015-01-29 18:48:13下载

积分：1

696518资源总数
105949会员总数
22今日下载

OFDm full code

0 个回复

热门标签

热门下载