-
imports
说明： displayport 参考设计，可以对比自己工程做验证，另有参考设计XAPP1178未找到，采用方案为DP159 + Artix7 FPGA(xilinx displayport sink design)
- 2021-01-11 16:58:50下载
- 积分：1
-
利用扫描加记数程序实现百进制,适合VHDL的初学者使用.
利用扫描加记数程序实现百进制,适合VHDL的初学者使用.-increase in the use of scanning program in mind several hundred 229 and is suitable for beginners to use VHDL.
- 2022-03-21 06:59:03下载
- 积分：1
-
tr_wave
FPGA编写的三角波发生器，可以产生100HZ～500KHZ以上的三角波，波形稳定(FPGA prepared triangular wave generator, can produce more than 100HZ ~ 500KHZ triangle wave, waveform stability)
- 2007-08-25 03:15:38下载
- 积分：1
-
f500
verilog coding for butterworth filter with cut off
frequency with 500hz
- 2014-02-19 15:37:09下载
- 积分：1
-
matlab123
多个MATLAB设计滤波器的方法程序以及图形实现(number MATLAB filter design methods and procedures and Graphics)
- 2006-12-27 23:07:56下载
- 积分：1
-
Encryption
reversible Data Hiding in Encrypted Images by Reserving Room Before Encryption
- 2016-04-11 17:59:27下载
- 积分：1
-
clk_div3
在fpga中对于pll无法完成的分频，可采用计数方式，本例用状态机实现对时钟的奇数分频。(Pll in fpga can not be completed in the sub-frequency counting method can be used, in this case with the state machine to achieve an odd number on the clock frequency.)
- 2010-07-28 20:03:41下载
- 积分：1
-
VerilogFreq-div
Verilog分频程序原理讲解及代码.偶数倍分频奇数倍分频的原理和方法(Verilog divide the program explain the principle and code an even multiple of odd multiple of the principle of divide and divide)
- 2013-01-21 21:45:08下载
- 积分：1
-
huawei_verilog
huawei代码编码规范，包含基本的verilog的语法等编码规范，业界经典(Huawei code coding specification, including the basic syntax of the Verilog code, the industry classic)
- 2016-03-15 20:02:57下载
- 积分：1
-
Study the performance of state machine. Rar inspect the performance of state mac...
状态机的性能考察.rar
状态机的性能考察.rar-Study the performance of state machine. Rar inspect the performance of state machine. Rar
- 2023-04-13 19:15:04下载
- 积分：1
