网站首页

VHDL programming language introduced the basic grammar, and some programming exa...

于 2023-02-13 发布文件大小:232.62 kB

 0  32

下载积分: 2 下载次数: 1

我要下载

代码说明：

介绍了ＶＨＤＬ编程语言的基本语法，和一些编程实例-VHDL programming language introduced the basic grammar, and some programming examples

下载说明：请别用迅雷下载，失败请重下，重下不扣分！

发表评论

0 个回复

2022-09-30 22:40:03下载

积分：1
making a simple clock using altera vhdl
making a simple clock using altera vhdl

2022-04-16 21:53:47下载

积分：1
clo
实现时分秒的计数和校正实现时分秒的计数和校正(Realized and correction of minutes and seconds count)

2009-12-21 22:52:39下载

积分：1
Visual Basic 编写的，为程序增加扫描功能
Visual Basic 编写的，为程序增加扫描功能-Written in Visual Basic, in order to increase the scanning process

2023-05-11 04:15:02下载

积分：1
EP3C16_Nios_MMA7455
实现基于NIOS的 EP3C16与加速度传感器NMA7455的IIC基本通信(Realization of based on NIOS EP3C16 and acceleration sensor NMA7455 IIC of basic communication )

2013-01-29 13:22:50下载

积分：1
Vhdl实现计算exp功能在apex20k上经过验证
Vhdl实现计算exp功能在apex20k上经过验证-Vhdl achieve in terms exp function on proven apex20k

2022-07-21 03:19:31下载

积分：1
20190717
说明： uart documentation, july 17, 2019. the document describes the basics of verilog programming and how to implement them on an fpga device

2020-06-21 21:40:01下载

积分：1
sopcAD7352nios
基于sopc的7352的ad模块的nios软核多通道编写,verilog 写的(The sopc 7352 AD module nios soft core multichannel write. Rar )

2012-11-03 21:37:42下载

积分：1
AD_100k
说明： ADC Reference code!Clock 100kHz

2020-06-24 10:40:02下载

积分：1
32位/33M 从模式(target)PCI接口参考设计，Lattice提供。由于PCI时序较复杂，此设计仅能供参考...
32位/33M 从模式(target)PCI接口参考设计，Lattice提供。由于PCI时序较复杂，此设计仅能供参考-32/route from the model (target) PCI reference design, Lattice provided. Because PCI timing more complicated, and the design for reference only

2023-09-04 17:30:04下载

积分：1

696522资源总数
104027会员总数
45今日下载

VHDL programming language introduced the basic grammar, and some programming exa...

0 个回复

热门标签

热门下载