登录
首页 » Verilog » SPI 主核心

SPI 主核心

于 2023-02-24 发布 文件大小:4.07 kB
0 130
下载积分: 2 下载次数: 2

代码说明:

串行外设接口(SPI)是一个序列,同步通信协议,标准的微处理器,微控制器和外围设备。它提供了不同的设备,如微控制器,微处理器,ADC,DAC的接口,Flash存储器等。SPI主 请点击左侧文件开始预览 !预览只提供20%的代码片段,完整代码需下载后查看 加载中 侵权举报

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • Verilog计数器、编码器、加法器
    说明:  verilog编码器、计数器、加法器的程序(Verilog encoder, counter, adder procedures)
    2019-01-26 21:50:01下载
    积分:1
  • Complete-RAM
    ram 64KB designed by haneesh in verilog
    2011-07-15 00:57:01下载
    积分:1
  • Reed-Solomon-RS-ENCODE-DECODE
    支持GF(2^n)域的rs编解码,可直接修改参数实现不同方式的RS编码和解码(This program is an encoder/decoder for Reed-Solomon codes.)
    2020-12-31 09:48:58下载
    积分:1
  • mig_v7_4
    说明:  针对XILINX 7系列FPGA 中MTG的驱动代码,代码的接口部分主要分为两个部分,一是控制DDR的DMA大小,选择读写,每次DMA的起始地址;二数据部分为AXIS。 已经在多个工程中使用。(For the driver code of MTG in XILINX 7 series FPGA, the interface part of the code is mainly divided into two parts, one is to control the DMA size of DDR, select read and write, the starting address of each DMA; the second data part is AXIS. It has been used in multiple projects.)
    2020-05-09 16:05:17下载
    积分:1
  • 低通滤波器Verilog代码
    多频信号通过低通滤波器,使用Verilog语言进行设计,多频信号是正弦信号。
    2022-07-03 16:18:52下载
    积分:1
  • USB的VERILOG控制代码
    这个代码是USB的控制代码,可实现USB的发送与接收数据功能。里面有4个文件,新建一个工程即可编译运行。
    2023-01-21 05:30:04下载
    积分:1
  • fpga(CAN)
    fpga实现CAN总线控制器源码,每个项目都有说明文件,介绍使用方法。(fpga CAN Bus Controller source, each with explanatory documents on the use of methods.)
    2020-11-26 15:09:31下载
    积分:1
  • DDR3 SDRAM con
    基于 Xilinx FPGA,verilog 源代码,DDR3 SDRAM 控制。此程序分布在希望它有用,但没有任何担保; 你可以下载代码,并使用它自由。希望它能帮助你。谢谢你在检查。
    2022-01-25 18:44:30下载
    积分:1
  • -Elliptic
    We present elliptic curve cryptography (ECC) coprocessor, which is dual-field processor with projective coordinator. We have implemented architecture for scalar multiplication, which is key operation in elliptic curve cryptography. Our coprocessor can be adapted both prime field and binary field, also contains a control unit with 256 bit serial and parallel operations , which provide integrated highthroughput with low power consumptions. Our scalar multiplier architecture operation is perform base on clock rate and produce better performance in term of time and area compared to similar works. We used Verilog for programming and synthesized using Xilinx Vertex II Pro devices. Simulation was done with Modelsim XE 6.1e, VLSI simulation software from Mentor Graphics Corporation especially for Xilinx devices.
    2012-02-09 10:48:50下载
    积分:1
  • SDRAM
    verilog编写的SDRAM实验,有串口调试助手和相关资料!!!!!!!!!!!!!!!!!!!!!(Verilog prepared by the SDRAM experiment, a serial debugging assistant and related information!!!!!!!!!!!!!!!!!!!!!)
    2014-09-13 11:24:46下载
    积分:1
  • 696518资源总数
  • 105559会员总数
  • 1今日下载