登录
首页 » VHDL » vhdl code for counterand detemines how counter works

vhdl code for counterand detemines how counter works

于 2023-03-20 发布 文件大小:869.00 B
0 126
下载积分: 2 下载次数: 1

代码说明:

vhdl code for counterand detemines how counter works

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • Examples of VHDL language, including a variety of logic gate structure.
    vhdl 语言实例,包括各种逻辑门的构造。-Examples of VHDL language, including a variety of logic gate structure.
    2022-08-08 14:03:44下载
    积分:1
  • vhdl实现的鼠标协议,代码可读性高,适合作为参考案例。
    vhdl实现的鼠标协议,代码可读性高,适合作为参考案例。-VHDL realize mouse agreement, the code readable, suitable as a reference case.
    2022-02-06 08:18:06下载
    积分:1
  • CICFilter
    文章运用分级抽取和多相滤波的方法改进传统CIC滤波器的结构,降低了系统工作频率,运用幅度改进函数(ACF)和外加级联余弦预滤波器的技术改进了滤波器频率响应,提出了一种高效的算法结构,改善了通带损耗,增大了阻带衰减,对CIC滤波器的实际应用和深入研究有着现实意义。 (Article the use of hierarchical multi-phase extraction and filtering methods to improve the structure of the traditional CIC filter, reducing the system operating frequency, the use of margin to improve the function (ACF) and the cosine cascade plus pre-filter technology to improve the filter frequency response, the an efficient algorithm to improve the pass-band loss, increases the stopband attenuation of the CIC filter in practical applications and in-depth study has practical significance.)
    2020-08-14 11:08:27下载
    积分:1
  • 32位二进制除法器2
    2023-01-06 11:10:03下载
    积分:1
  • PLD与8051接口的参考设计 Xilinx提供的verilog源代码
    PLD与8051接口的参考设计 Xilinx提供的verilog源代码-PLD 8051 interface with the Xilinx Reference Design for the Verilog source code
    2022-05-12 14:58:28下载
    积分:1
  • 用键盘控制FPGA,再由FPGA控制VGA显示器是好东西
    用键盘控制FPGA,再由FPGA控制VGA显示器是好东西-Use the keyboard to control FPGA, and then by the FPGA to control VGA display is a good thing
    2022-04-11 22:37:54下载
    积分:1
  • vhdl的仿真 quartus 2的flv视频
    vhdl的仿真 quartus 2的flv视频 -VHDL simulation of the flv video quartus 2
    2022-04-12 23:18:28下载
    积分:1
  • VHDL ip core的设计,软核的设计方法
    VHDL ip core的设计,软核的设计方法-VHDL core of the design, soft-core design
    2022-06-01 06:05:02下载
    积分:1
  • xilinx_lib.tar
    用于modelsim仿真的xilinxfpga平台IP库,以ise 13.x为基础制作,在modelsim10下验证通过。(xilinx IP core library for modelsim simulate, based on ise 13.x, verified in modelsim10.)
    2017-10-27 12:23:53下载
    积分:1
  • alu
    this is the vhdl code for the arithmetic logic unit.enjoy!
    2013-08-22 18:51:35下载
    积分:1
  • 696516资源总数
  • 106459会员总数
  • 0今日下载