登录
首页 » VHDL » a good use of the Verilog Programming cpu procedures, we must make good use of.

a good use of the Verilog Programming cpu procedures, we must make good use of.

于 2023-03-28 发布 文件大小:6.00 kB
0 115
下载积分: 2 下载次数: 1

代码说明:

一个很好的利用verilog编程实现的cpu程序,一定要好好利用。-a good use of the Verilog Programming cpu procedures, we must make good use of.

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • 一个以太网卡的硬件描述,可以参考进行设计网卡芯片。
    一个以太网卡的硬件描述,可以参考进行设计网卡芯片。-an Ethernet card hardware description, reference card chip design.
    2023-08-18 05:00:03下载
    积分:1
  • HuaWeiVerilog
    主要用来介绍如何编写高质量的verilog程序的(Is mainly used to describes how to write high-quality verilog programs)
    2020-09-18 09:07:55下载
    积分:1
  • led
    基于fpga的led点阵控制系统软件程序设计(Led dot matrix control system based on fpga software program design)
    2013-01-14 11:50:35下载
    积分:1
  • RISC
    RISC-DSP组合处理器设计优化[1].-RISC-DSP processor design portfolio optimization [1].
    2022-05-20 00:30:12下载
    积分:1
  • mux21a
    在VHDL结构体中用于描述逻辑功能和电路结构的语句分为顺序语句和并行语句两部分,顺序语句的执行方式十分类似于普通软件语言的程序执行方式,都是按照语句的前后排列方式顺序执行的。(VHDL structure in the body used to describe the logic function and circuit structure of the order of statements and expressions are divided into two parts in parallel statement, modalities for the implementation of the order of statement is very similar to ordinary language software program implementation, are in accordance with the statements before and after the arrangement of the order implementation.)
    2008-12-24 18:25:20下载
    积分:1
  • fft
    说明:  fft代码,采用蝶形算法,包括C,matlab和verilog代码(fft code, using butterfly algorithm, including C, matlab and Verilog code)
    2008-11-29 11:09:47下载
    积分:1
  • ref-sdr-sdram-verilog
    sdram控制器的开发程序,还有文档,可以参考以下(SDRAM controller development process, there is a document, you can refer to the following)
    2008-06-13 22:15:41下载
    积分:1
  • shuzihongdianlu
    数字钟电路的实现,可以24小时计时,可调整时间!(Digital clock circuit implementation, a 24-hour timer, adjustable time!)
    2013-08-18 14:49:14下载
    积分:1
  • ethernet_100
    Verilog,编写的udp收发程序,开发环境xilinx(Verilog, written UDP transceiver)
    2020-10-29 21:09:57下载
    积分:1
  • 用FPGA实现CRC算法,只用一个脉冲就能实现,比传统的移位算法大大节约时间...
    用FPGA实现CRC算法,只用一个脉冲就能实现,比传统的移位算法大大节约时间-Using FPGA to achieve CRC algorithm, only one pulse will be able to realize, than the traditional algorithm greatly saving time shift
    2022-07-14 15:39:31下载
    积分:1
  • 696516资源总数
  • 106481会员总数
  • 12今日下载