登录
首页 » VHDL » 设计采用Verilog HDL 16位CPU。

设计采用Verilog HDL 16位CPU。

于 2022-03-11 发布 文件大小:1.21 kB
0 131
下载积分: 2 下载次数: 1

代码说明:

design cpu 16 bits by verilog HDL.

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • ADC
    AD转换的Matlab程序,将输入电压转换成时间(脉冲宽度信号)或频率(脉冲频率),然后由定时器/计数器获得数字值(AD conversion of the Matlab program, the input voltage is converted into a time (pulse width signal) or a frequency (pulse frequency), and then to obtain a digital value by the timer/counter)
    2012-12-18 11:01:40下载
    积分:1
  • sobel-with-verilog-language
    用verilog实现sobel边缘检测算法(sobel edge detection with verilog language)
    2020-07-12 19:38:53下载
    积分:1
  • Get-20-point
    this program get 20 point from user and draw functions.
    2014-01-09 03:25:06下载
    积分:1
  • NAND flash实现ECC
    详细说明:基于xilinx ISE环境开发的VHDL的NAND flash ECC 实现,eccGen256Byte 文件夹为ECC 产生程序,EccErrLoc文件夹为ECC错误定位程序。
    2023-02-03 19:50:04下载
    积分:1
  • vhdl
    code for fft non synthesisable in xilinx ise
    2013-09-30 13:16:13下载
    积分:1
  • SR_DDS
    DDS信号源设计,有正弦波,方波,三角波,AM波,FM波,还有PSK,FSK,16QAM等多种信号产生。(DDS signal source design, there are sine, square wave, triangle wave, AM wave, FM wave, as well as PSK, FSK, 16QAM and other signal generation.)
    2016-03-20 22:04:51下载
    积分:1
  • 2MW_wind_grid_inverter
    针对兆瓦级风电并网逆变器主电路研制中存在的并联扩容、开关频率较低和LCL滤波器难以优化设计等问题,提出了采用交流侧串接电感再进行并联的均流方案,采用载波移相技术提高变流器的等效开关频率,提出了LCL滤波器的设计原则,并给出了上述设计的理论依据和实现方法。通过对2兆瓦风电变流器主电路的仿真验证了上述技术方案。(MW-class wind power for grid-inverter main circuit of the parallel development of existing capacity, a lower switching frequency and LCL filter design difficult to optimize the problem, a series inductor AC side in parallel are further flow program, the use of carrier phase-shifting technology to enhance the equivalent converter switching frequency, a LCL filter design principles, and gives the above-mentioned theoretical basis for the design and implementation. 2 MW of wind power converter main circuit simulation program to verify the above-mentioned technology.)
    2009-04-28 09:16:38下载
    积分:1
  • Arinc429
    一个简单的429协议实现的VHDL语言代码,具备基本的429数据字的收发功能,并且仿真通过,效果一般。(A simple 429 protocol to realize the VHDL language code, with basic data words of 429 transceiver functions, and through simulation, the effect of general.)
    2021-04-20 14:48:51下载
    积分:1
  • VHDL-100-examples
    VHDL 的100例程代码,能够使你熟练掌握VHDL语言的编写(100 routines of VHDL code, enabling you to master the preparation of the VHDL language)
    2012-07-31 11:17:51下载
    积分:1
  • Three-phase-power
    利用FPGA,产生三相SPWM波,与后继硬件电路配合,形成三相电源。高效,实用。(Using FPGA, produce three-phase SPWM wave, with subsequent hardware circuit with the formation of three-phase power. Efficient and practical.)
    2021-04-06 23:49:02下载
    积分:1
  • 696518资源总数
  • 106164会员总数
  • 18今日下载