登录
首页 » VHDL » Testsystem for i2c controller

Testsystem for i2c controller

于 2022-06-17 发布 文件大小:1.87 kB
0 110
下载积分: 2 下载次数: 1

代码说明:

-- State machine for reading data from Dallas 1621 -- -- Testsystem for i2c controller--- State machine for reading data from Dall as 1621---- Testsystem for i2c controller

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • Farrow-filter-design
    两篇中文论文,详细叙述了Farrow滤波器的设计方式和理论基础,非常实用!(Two Chinese papers, described in detail Farrow filter design methods and theoretical foundation, very useful!)
    2013-11-15 17:15:20下载
    积分:1
  • e1framerdeframer
    E1成帧器和解帧器的FPGA实现源码,测试可用(E1 Framer deframer)
    2012-12-07 12:10:06下载
    积分:1
  • FPGA_Turbo
    Turbo码编解码的FPGA实现,verilog语言编写(Implementation ofTurbo code on FPGA , using Verilog language)
    2021-04-19 09:48:51下载
    积分:1
  • LFM
    说明:  该程序使用Verilog语言产生LFM信号(The program uses Verilog language to generate LFM signals.)
    2021-04-19 09:38:51下载
    积分:1
  • A Dec example written in VHDL.
    A Dec example written in VHDL.
    2022-03-14 22:18:50下载
    积分:1
  • car
    基于Xilinx公司的ISE软件开发的智能循迹避障小车的源代码,用Verilog语言,传感器有红外传感器以及超声波传感器(Xilinx' s ISE-based software development intelligent car tracking avoidance source code, using Verilog language, the sensor has an infrared sensor and ultrasonic sensors)
    2015-03-21 18:06:18下载
    积分:1
  • 该文件用在CPLD上的,和C语言很接近,5位的计数器一个。
    该文件用在CPLD上的,和C语言很接近,5位的计数器一个。-the documents on the CPLD, and the C language is close to that of the five counters one.
    2023-04-25 23:35:03下载
    积分:1
  • 0到255任意整数半整数分频Verilog HDL.rar
    0到255任意整数半整数分频Verilog HDL.rar-0-255 arbitrary integer half-integer frequency division Verilog HDL.rar
    2022-02-06 06:46:57下载
    积分:1
  • usbd_ucos
    基于ALINX AX7020硬件平台的USB-OTG通信程序。操作系统采用uCOS III v1.41,基本实现了双向USB2.0 块传输(Bulk Transfer)通信,zynq的PS端接收USB数据并回传至主机。经测试,主机端Window10系统采用libUSBK编程时,采用64字节的块时,传输速率可达210Mbps。zynq开发工具为Vivado2015.4,程序包中包含了全部的硬件和软件工程文档。(A USB-OTG communication project where an AX7020 platform is employed as USB device. The embeded operating system is uCOS III of version 1.41, and the FPGA toolchain is Vivado 2015.4. This project implements a full speed bidirectional USB2.0 bulk transfer. A test on Windows 10 host with libUSBK shows that the transfer speed is up to 201Mbps.)
    2020-09-09 09:38:02下载
    积分:1
  • CAN
    说明:  ZYNQ中 PS 端 CAN接口的基本使用方法,并通过 CAN接口实现与 PC 端 CA N调试软件之间的数据接收和发送(The basic use method of PS end can interface in zynq, and the data receiving and sending with PC end can debugging software through can interface)
    2020-04-03 16:41:52下载
    积分:1
  • 696518资源总数
  • 105895会员总数
  • 18今日下载