登录
首页 » VHDL » 流水线乘法器的VHDL实现,希望对你会有用!

流水线乘法器的VHDL实现,希望对你会有用!

于 2023-04-03 发布 文件大小:2.83 kB
0 100
下载积分: 2 下载次数: 1

代码说明:

流水线乘法器的VHDL实现,希望对你会有用!-Pipelined multiplier in VHDL implementation, you will want to use!

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • det
    double edfe trigger d latch
    2014-01-07 19:55:29下载
    积分:1
  • Can realize the time digital clock display, and on the hours, minutes, seconds t...
    能实现数字钟中时间的显示,并可对小时,分钟,秒进行调整-Can realize the time digital clock display, and on the hours, minutes, seconds to adjust
    2022-04-29 18:33:18下载
    积分:1
  • Verilog_135example
    关于硬件描述语言Verilog的135个经典实例,从易到难,对Verilog的编程有很大的帮助。(About the Verilog hardware description language 135 classic example, from easy to difficult, for Verilog programming of great help.)
    2013-06-17 10:29:43下载
    积分:1
  • 11-07-11
    AD9910实现脉冲内线性调频信号,仅供参考(AD9910 to achieve linear FM pulse signal, for reference only)
    2013-09-16 10:52:00下载
    积分:1
  • Verilog代码。注册成功,对FPGA的使用标准单元库…
    verilog 代码. 经验证成功,可以作为标准单元库,为FPGA设计者使用.-Verilog code. Certified success, as a standard cell library for the use of FPGA designers.
    2022-01-31 00:50:36下载
    积分:1
  • 功率门控IEEE论文可为IP核的实现充分利用
    ieee paper on power gating and can be use full for implementing on ip core
    2022-02-03 18:58:04下载
    积分:1
  • RS
    说明:  本文设计了基于FPGA的,用verilog HDL语言描述的在伽罗华域GF( )上的RS(6,4)编码器。在ISE软件上用verilog HDL语言分别对每个模块进行描述,然后在软件上进行编译、仿真,最终实现RS(6,4)编码,下载之后用chipscope采集数据,分析符合仿真结果,达到设计的要求。(This paper is designed based on FPGA, described by Verilog HDL language in Galois field GF () on RS (6,4) encoder. Using the ISE software Verilog HDL language for each module is described, and then compile, simulation in software, the ultimate realization of the RS (6,4) encoding, after downloading by chipscope data acquisition, the analysis with the simulation results meet the design requirements.)
    2017-08-25 17:59:14下载
    积分:1
  • 一个具有同步置,异步清零的D触发器Verilog作业
    设计一个具有同步置1,异步清零的D触发器。 设计一个类似74LS160的计数器(Design an D trigger with synchronous reset 1 and asynchronous reset. Design a counter like 74LS160.)
    2020-06-27 00:40:01下载
    积分:1
  • ymq.ppt.tar
    掌握二-十进制(BCD码)异步计数器的工作原理和设计方法; 掌握中规模集成二-五-十进制异步计数器74LS90的功能及其应用;(Master II- Decimal (BCD code) the principle and an asynchronous counter design grasp the scale of integration in two- five- Decimal asynchronous counter 74LS90 features and applications )
    2011-04-26 21:53:37下载
    积分:1
  • 一个模拟ISA界面的简易小程式,简单易懂
    一个模拟ISA界面的简易小程式,简单易懂-ISA interface, a simple simulation of a small program, easy-to-read
    2022-07-24 01:55:08下载
    积分:1
  • 696518资源总数
  • 105540会员总数
  • 37今日下载