登录
首页 » VHDL » 王金明:《Verilog HDL 程序设计教程》程序

王金明:《Verilog HDL 程序设计教程》程序

于 2023-04-09 发布 文件大小:171.09 kB
0 98
下载积分: 2 下载次数: 1

代码说明:

王金明:《Verilog HDL 程序设计教程》程序-Wang Jinming:

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • RS-422standardmodulev2
    rs422标准通讯模块 异步收发 verilog语言编写(rs422 standard communication module asynchronous receiver verilog language)
    2013-12-23 14:14:18下载
    积分:1
  • tcdg
    Encryption has become a part and parcel of our lives and we have accepted the fact that data is going to encrypted and decrypted at various stages. However, there is not a single encryption algorithm followed everywhere. There are a number of algorithms existing, and I feel there is a need to understand how they work. So this text explains a number of popular encryption algorithms and makes you look at them as mathematical formulas.
    2014-01-29 15:57:35下载
    积分:1
  • CODE_VHDL_COUNTING 0 到 9 (慈 0 đến 9 Đếm hiển đoạn 施耐 1 带领 7)
    CODE_VHDL_COUNTING 0 到 9 (慈 0 đến 9 Đếm hiển đoạn 施耐 1 带领 7)
    2023-04-13 10:55:04下载
    积分:1
  • LZRW1 VHDL语言,有有下
    lzrw1算法,VHDL语言,不带TB。模块验证,自己写TB文件
    2023-05-21 19:15:03下载
    积分:1
  • yibuqingling
    含异步清零和同步清零的计数器的设计,内容是源代码,以及相关文件,打开即可(Clear cleared asynchronous and synchronous with the counter design, content source code and related documents, can be opened)
    2011-08-24 10:44:33下载
    积分:1
  • router_routing
    片上网络NOC基于fpga实现的,routing模块。(NOC-chip networks realized fpga-based, routing module.)
    2021-03-03 17:19:32下载
    积分:1
  • 1024
    1024点fft verilog hdl-1024-point fft verilog hdl
    2022-05-31 03:08:59下载
    积分:1
  • eBook_Verilog_HDL--Guide_to_Digital_Design_Synthes
    说明:  对于有经验的用户和新用户写的,这本书给您的Verilog HDL的广泛报道。该书强调了实际设计和验证的角度,而不是只注重Verilog的语言方面。(Written for both experienced and new users, this book gives you broad coverage of Verilog HDL. The book stresses the practical design and verification perspective ofVerilog rather than emphasizing only the language aspects. )
    2010-04-15 01:27:30下载
    积分:1
  • VHDL hardware design study of 100 cases (chief recommended)
    硬件设计VHDL学习100例(站长推荐)-VHDL hardware design study of 100 cases (chief recommended)
    2023-07-12 20:55:02下载
    积分:1
  • eth_send
    清华大学sdr项目,网口代码。Verilog编写。很实用。希望大家喜欢。(Tsinghua University sdr project, network interface code. Verilog preparation. Very practical. Hope you like it.)
    2010-09-26 14:43:28下载
    积分:1
  • 696518资源总数
  • 106017会员总数
  • 8今日下载