登录
首页 » Verilog » sdram verilog

sdram verilog

于 2023-04-21 发布 文件大小:623.92 kB
0 124
下载积分: 2 下载次数: 1

代码说明:

sdram FPGA verilog设计  有源码有设计文档

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • VHDL_SPISLAVE
    spi-slave通信的vhdl实现及其仿真(VHDL implementation of spi-slave communication)
    2017-12-16 18:28:15下载
    积分:1
  • testbench(xilinx)
    Testbench 不仅要产生激励也就是输入,还要验证响应也就是输出。当然也可以只产生 激励,然后通过波形窗口通过人工的方法去验证波形,这种方法只能适用于小规模的设计(The Testbench not only to generate incentives to input, verify that the response is output. Of course, can only produce Incentive, and then the waveform by the waveform window by artificial means to verify, this method is only applicable to small-scale design)
    2012-04-18 16:08:25下载
    积分:1
  • crc16_8
    modbus通讯必须的校验码生成器,可以直接使用(modbus crc16/8 free use)
    2020-10-22 10:47:23下载
    积分:1
  • edc_spi_command
    单片机和FPGA的通信程序,发送5个数,传输稳定,可以自行修改可一次传多个数(MCU and FPGA communication program, send five the number of stable transmission, you can modify the number may be more than one pass)
    2013-09-14 21:09:52下载
    积分:1
  • 频率计
    说明:  1、能正确显示输入信号频率; 2、测量频率范围为1Hz ~ 999999Hz; 3、测量结果以十进制数字显示; 4、能测量幅值较小的信号频率; 5、有自动刷新输出数据的功能(如5s刷新一次); 6、有自检模块(如产生100Hz的校准方波);(1. It can correctly display the input signal frequency; 2. The frequency range of measurement is 1Hz ~ 99999hz; 3. The measurement results are displayed in decimal; 4. It can measure signal frequency with small amplitude; 5. It has the function of automatically refreshing the output data (e.g. once in 5S); 6. Self checking module (such as generating 100Hz calibration square wave);)
    2020-03-28 16:37:56下载
    积分:1
  • dazhuankuai
    基于FPGA设计的经典打砖块小游戏。游戏简单易玩。(FPGA design based on the classic Arkanoid game. Game easy to play.)
    2013-11-26 09:40:37下载
    积分:1
  • FPGA实现Jpeg压缩,和视频采集程序
    说明:  FPGA实现Jpeg压缩,和视频采集程序(Zynq - Main - register access Mio)
    2020-03-13 23:25:40下载
    积分:1
  • jtag
    verilog语言编写的jtag(边界扫描模块),初学的时候可以看看(verilog language jtag (boundary scan module), a novice when you can look)
    2021-04-27 14:38:44下载
    积分:1
  • dualportram_vhdl
    采用VHDL硬件描述语言实现的双口径RAM块存储器的初始化(VHDL hardware description language using the dual-caliber RAM block memory initialization)
    2010-06-17 10:22:47下载
    积分:1
  • 06042349
    Dynamic Power Management for the Iterative Decoding of Turbo Codes
    2014-04-04 15:03:28下载
    积分:1
  • 696518资源总数
  • 106208会员总数
  • 21今日下载