登录
首页 » VHDL » TIMING LEARNING

TIMING LEARNING

于 2023-04-26 发布 文件大小:730.20 kB
0 81
下载积分: 2 下载次数: 1

代码说明:

TIMING LEARNING -TIMING LEARNING

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • list_ch06_02_debounce
    Eliminate the program of key bounce
    2012-12-23 00:22:42下载
    积分:1
  • 出租车记价器,使用vhdl语言编写的源码及其仿真。
    出租车记价器,使用vhdl语言编写的源码及其仿真。-Taxi price of devices in mind, use the source code written in vhdl and simulation.
    2022-03-06 03:11:59下载
    积分:1
  • dct01
    Verilog编写的串口通讯下解码状态机(Verilog serial communication prepared under the decoder state machine)
    2011-01-17 02:40:41下载
    积分:1
  • Verilog入门
    verilog的入门级别的例子(转载)-Verilog entry-level examples (reproduced)
    2022-06-20 04:33:09下载
    积分:1
  • SineGen
    Basic VHDL code to create a sine wave generator for an FPGA board.
    2014-01-24 01:04:15下载
    积分:1
  • eeprom
    I2C EEPROM 存取源碼, 通用ATMEL(I2C EEPROM read/write)
    2012-09-19 19:59:12下载
    积分:1
  • STM32启动代码
    利用GPIO口模拟I2C通信,驱动富士通MB85RC系列铁电存储器 ** 支持的型号:MB85RC64/64V,MB85RC128/128V,不支持MB85RC16/16V(The master inputs the device address word (8 bits) following the start condition, and then the slave outputs)
    2019-07-05 10:19:50下载
    积分:1
  • ASIC______
    ASIC design and synthesis
    2010-03-14 14:23:05下载
    积分:1
  • Building and Using Counters - DE2-115
    本练习的目的是构建和使用计数器。所设计的电路将在计算机上实现
    2022-03-25 20:38:37下载
    积分:1
  • float_mult32x32.v
    verilog 语言写的FPGA内部实现硬件浮点乘法器的源码,两个时钟周期完成一次浮点乘法运算(The FPGA language written in Verilog implements the source of the hardware floating point multiplier, and completes the floating point multiplication operation in two clock cycles.)
    2018-07-19 17:33:42下载
    积分:1
  • 696518资源总数
  • 105549会员总数
  • 12今日下载