登录
首页 » VHDL » TIMING LEARNING

TIMING LEARNING

于 2023-04-26 发布 文件大小:730.20 kB
0 72
下载积分: 2 下载次数: 1

代码说明:

TIMING LEARNING -TIMING LEARNING

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论


0 个回复

  • cpldfpga
    《CPLDFPGA嵌入式应用开发技术白金手册》源代码,涉及FPGA/CPLD的各个方面,键盘扫描,LED扫描等简单程序及滤波器等的设计(" CPLDFPGA platinum embedded application development technology handbook" source code, related to FPGA/CPLD all aspects of the keyboard scanning, LED scanning filters, such as simple procedures and design)
    2009-04-20 20:59:16下载
    积分:1
  • SeggerEval_LPC2478
    emWin 在LPC2478上实现LCD的高性能显示(emWin to achieve high-performance LCD display in the LPC2478)
    2012-08-04 13:54:29下载
    积分:1
  • ds18b20_verilgo
    艾米电子的verilog HDL描述的DS18B20的程序(Amy verilog HDL description of the procedures DS18B20)
    2010-10-26 11:25:18下载
    积分:1
  • RTC
    verilog编写的RTC(实时时钟)包含APB总线接口、时钟计时部分等(verilog prepared by the RTC (real time clock) contains APB bus interface, clock time some other)
    2009-12-19 23:51:50下载
    积分:1
  • xilinx CTC IPcore 误码率测试
    xilinx CTC IPcore 误码率测试-xilinx CTC IPcore Bit Error Rate Test
    2022-07-17 12:20:15下载
    积分:1
  • 基于FPGA,实现了移位除法的功能,程序接口简单,十分好用,已经验证。...
    基于FPGA,实现了移位除法的功能,程序接口简单,十分好用,已经验证。-Based on the FPGA, to achieve the division of functional shift, the program interface is simple, very easy to use, has already been verified.
    2022-10-14 07:10:02下载
    积分:1
  • 用于sopc builder添加组件用的ps/2 键盘 ipcore
    用于sopc builder添加组件用的ps/2 键盘 ipcore-Sopc builder used to add components used ps/2 keyboard IPCore
    2022-03-12 14:54:04下载
    积分:1
  • HDMI
    Verilog 写的HDMI接口源程序及说明文档(HDMI interface verilog code and specificaiton paper)
    2010-09-27 11:18:01下载
    积分:1
  • VHDL-Keyboard
    设计制作一个检测4*4矩阵键盘的按键编码的实验,把实际按键的键值的八位编码先转换成从0000—1111的编码,再译成数码管能识别的八位编码,在数码管动态显示时,4*4矩阵键盘的第一行对应00—03,第二行对应04—07,第三行08—11,第四行对应12—15。(Design a 4* 4 matrix keyboard key coding experiments to detect the key the actual key octet coded first convert from 0000-1111 encoding, and then translated into digital tube to identify the eight coding, digital tube dynamic display, the first line of the 4* 4 matrix keyboard corresponding to 00-03, the second line corresponds to 04-07, the third line of 08-11, the fourth line corresponds to 12-15.)
    2012-07-01 10:02:33下载
    积分:1
  • NumClock
    基于Altera公司系列FPGA(Cyclone EP1C3T144C8)、Verilog HDL、MAX7219数码管显示芯片、4X4矩阵键盘、TDA2822功放芯片及扬声器等实现了《电子线路设计• 测试• 实验》课程中多功能数字钟实验所要求的所有功能和其它一些扩展功能。包括:基本功能——以数字形式显示时、分、秒的时间,小时计数器为同步24进制,可手动校时、校分;扩展功能——仿广播电台正点报时,任意时刻闹钟(选做),自动报整点时数(选做);其它扩展功能——显示年月日(能处理大月小月,可手动任意设置年月日),秒表(包括开始、暂停和清零)。(based Altera FPGA series (Cyclone EP1C3T144C8) , Verilog HDL, MAX7219 Digital Display chips, 4x4 matrix keyboard, TDA2822 chip power amplifier and loudspeakers of the "Electronic Circuit Design)
    2021-01-16 22:18:50下载
    积分:1
  • 696518资源总数
  • 105034会员总数
  • 16今日下载