登录
首页 » VHDL » 用VHDL语言编写的一个控制程序,主要功能是输入码同步,输出字和帧信号...

用VHDL语言编写的一个控制程序,主要功能是输入码同步,输出字和帧信号...

于 2023-04-27 发布 文件大小:5.62 kB
0 82
下载积分: 2 下载次数: 1

代码说明:

用VHDL语言编写的一个控制程序,主要功能是输入码同步,输出字和帧信号-VHDL language using a control program, the main function is to input code synchronization, and frame signals output word

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • walkthrough1
    switching the lights debouncing , toggle
    2010-02-10 03:07:08下载
    积分:1
  • StandardSystemVerilog
    这本书主要描述了如何使用system Verilog 建立测试平台和行为级模型(This book will describe how to use the system Verilog test bench and the establishment of behavioral models)
    2010-05-12 10:35:54下载
    积分:1
  • Realize with a clock input, can realize multi
    实现同一个时钟输入,可以实现多分频,在一个时钟的驱动下-Realize with a clock input, can realize multi-frequency, in a clock-driven
    2023-02-21 01:50:03下载
    积分:1
  • ethernet_loopback
    通过FPGA驱动千兆以太网口,完成SPARTAN6上的UDP数据包闭环测试,即通过网口发送数据包到FPGA,FPGA内部将接收到的数据返回到PC机,建议测试之前添加ARP静态绑定,FGPA内部的IP以及MAC地址在ROM里的COE文档里可以看到,发送端添加了CRC以及整体CHECKSUM的计算(Driven by FPGA Gigabit Ethernet port, UDP SPARTAN6 data packet on the closed loop test, through the network to send data packets to FPGA, FPGA will receive the data back to the PC, the proposed test before adding ARP static binding, FGPA internal IP and MAC address in the COE document in the ROM where you can see, the sender adds CRC and CHECKSUM integral calculation)
    2017-11-20 10:21:38下载
    积分:1
  • protel library 2 in fpga package, very difficult to find the
    protel中fpga封装库2,非常难找的-protel library 2 in fpga package, very difficult to find the
    2022-07-03 08:50:31下载
    积分:1
  • 用VHDL写的交通灯控制源码,原创,希望对大家有所帮助
    用VHDL写的交通灯控制源码,原创,希望对大家有所帮助-Use VHDL to write a traffic signal-controlled source, originality, and they hope to help everyone
    2022-12-31 00:45:12下载
    积分:1
  • manchester_verilog
    manchester_verilog源代码(manchester_verilog source code)
    2008-07-11 08:50:53下载
    积分:1
  • 基于FPGA的多功能电子时钟的设计很经典的哦
    基于FPGA的多功能电子时钟的设计很经典的哦-FPGA-based multi-functional electronic clock designs are very classic Oh
    2022-03-21 07:02:37下载
    积分:1
  • practical_lift_controller 实用电梯控制器 实用电梯控制系统block symbol file 实用电梯控制器的Verilo
    practical_lift_controller 实用电梯控制器 实用电梯控制系统block symbol file 实用电梯控制器的Verilog HDL程设计-practical utility practical_lift_controller elevator controller elevator control system block symbol file utility elevator controller Verilog HDL-way design
    2023-03-27 22:00:04下载
    积分:1
  • sram_saa1117verilog
    图像采集、存储控制verilog源代码,fpga控制SAA1117,采集数据存储到sram,仿真编译测试都能通过(Image acquisition, storage, control verilog source code, fpga control SAA1117, collecting data to sram, simulation tests can be compiled by)
    2020-07-09 21:58:55下载
    积分:1
  • 696518资源总数
  • 105547会员总数
  • 4今日下载