登录
首页 » VHDL » 这是我的毕业设计的SVPWM使永磁交流同步电动机…

这是我的毕业设计的SVPWM使永磁交流同步电动机…

于 2023-05-08 发布 文件大小:12.06 MB
0 132
下载积分: 2 下载次数: 1

代码说明:

这是我毕业设计做的一个SVPWM同步永磁交流电机的控制系统,里面除了一个SVPWM的驱动算法之外,还有一个步进电机的控制器,以及基于QUARTUS7.2的NIOS II控制核心,通过PC的串口可以控制同步永磁交流电机和步进电机进行精确的定位。该系统较复杂,运用的知识也比较多,在SVPWM算法,PID算法,步进电机控制方面,NIOS II的串口编程等都有值得参考的地方。最好使用QUARTUS7.2编译,目标芯片是选用EP1C6Q240-This is my graduation project SVPWM make a permanent magnet AC synchronous motor control system, which apart from a driver SVPWM algorithm, there is a stepper motor controller, as well as QUARTUS7.2 based on the NIOS II control core, through PC serial port can be controlled permanent magnet AC synchronous motor and stepper motor for accurate positioning. The system is more complicated, the use of more knowledge, in the SVPWM algorithm, PID algorithm, stepper motor control, NIOS II serial programming, such as places are worth considering. QUARTUS7.2 compile the best use of the target chip is optional EP1C6Q240

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • dianzhen
    如果需要用verilog设计一项比较简单的功能,那么这个浅显易懂的程序能让你很快明白点阵的设计方法,尤其是对那些初学者(If you need to use a relatively simple verilog design features, then this easy to understand design of the program allows you to quickly understand the lattice method, especially for those who are beginners)
    2014-01-16 16:13:53下载
    积分:1
  • sdr_sdram
    文章详细讲述了sdr_sdram控制器的使用和编程思想(sdr_sdram)
    2009-06-11 01:48:25下载
    积分:1
  • 数字钟的实现 FPGA上运行 VHDL编写
    数字钟的实现 FPGA上运行 VHDL编写-Digital clock running on the FPGA to achieve the preparation of VHDL
    2023-08-20 09:25:06下载
    积分:1
  • WigglerJTAG
    Wiggler Clone .JTAG Schematic and PCB in Altium Designer Format
    2009-07-17 19:27:27下载
    积分:1
  • on a serial data input timing will be based on output data using two procedures
    关于一个串行数据输入 根据时序将数据分两路输出的程序 -on a serial data input timing will be based on output data using two procedures
    2022-07-26 17:19:57下载
    积分:1
  • fifo
    说明:  用FPGA完成256*8的存储器的读写操作( complete reading and writing 256* 8 memory with FPGA )
    2010-04-24 17:07:06下载
    积分:1
  • lab4
    说明:  lab report for lab 4
    2019-04-17 21:17:08下载
    积分:1
  • can_latest.tar
    用verilog编写的can总线控制器,包括设计参考历程和仿真程序,以及开发文档!(Written by verilog can bus controller, including the design reference course and simulation program, and the development of the document!)
    2015-07-23 19:55:03下载
    积分:1
  • 2022-09-30 22:40:03下载
    积分:1
  • 基于altera ep2c8双口RAM
    基于altera ep2c8双口RAM -Altera ep2c8-based dual-port RAM
    2022-11-19 05:15:04下载
    积分:1
  • 696516资源总数
  • 106571会员总数
  • 2今日下载