登录
首页 » VHDL » 这是我的毕业设计的SVPWM使永磁交流同步电动机…

这是我的毕业设计的SVPWM使永磁交流同步电动机…

于 2023-05-08 发布 文件大小:12.06 MB
0 93
下载积分: 2 下载次数: 1

代码说明:

这是我毕业设计做的一个SVPWM同步永磁交流电机的控制系统,里面除了一个SVPWM的驱动算法之外,还有一个步进电机的控制器,以及基于QUARTUS7.2的NIOS II控制核心,通过PC的串口可以控制同步永磁交流电机和步进电机进行精确的定位。该系统较复杂,运用的知识也比较多,在SVPWM算法,PID算法,步进电机控制方面,NIOS II的串口编程等都有值得参考的地方。最好使用QUARTUS7.2编译,目标芯片是选用EP1C6Q240-This is my graduation project SVPWM make a permanent magnet AC synchronous motor control system, which apart from a driver SVPWM algorithm, there is a stepper motor controller, as well as QUARTUS7.2 based on the NIOS II control core, through PC serial port can be controlled permanent magnet AC synchronous motor and stepper motor for accurate positioning. The system is more complicated, the use of more knowledge, in the SVPWM algorithm, PID algorithm, stepper motor control, NIOS II serial programming, such as places are worth considering. QUARTUS7.2 compile the best use of the target chip is optional EP1C6Q240

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • DE2_Default
    基于DE2开发板的VGA显示模块,仅供大家参考(DE2 development board based on the VGA display module, for your reference)
    2008-07-21 16:12:32下载
    积分:1
  • 四人抢答器,已通过编译,仿真,包括抢答识别、计分、计时、数字显示等功能。...
    四人抢答器,已通过编译,仿真,包括抢答识别、计分、计时、数字显示等功能。-Four Responder, has passed the compilation, simulation, including the answer in his identification, scoring, timing and digital display.
    2023-08-16 08:05:03下载
    积分:1
  • BIT
    说明:  FPGA应用状态机版,适合初学者学习状态机三段式,ASMD图的理解和翻译,以及Verilog语言的应用 最后对仿真的一些理解 其中包含HDL设计及testbench描述 根据要求设计了一个能求出一个32bit字中两个相邻0之间最大间隙的电路。(FPGA application state machine version, suitable for beginners to learn state machine three-stage, ASMD chart understanding and translation, and Verilog language application. Finally, some understanding of simulation, including HDL design and testbench description According to the requirements, a circuit is designed to find the maximum gap between two adjacent zeros in a 32 bit word.)
    2020-04-28 15:57:34下载
    积分:1
  • CRC-Verilog
    此是进行循环冗余效验的Verilog编码,适合多种标准,如CRC16(this Cyclic Redundancy is well-tested Verilog code for a variety of criteria, such as CYXLIC REDUNDANCY)
    2007-01-03 10:47:43下载
    积分:1
  • a_sistolic_FFT_architecture_for_FPGA
    Description of a sistolic arhictecture for a FFT implementation in FPGA.
    2009-03-24 18:12:27下载
    积分:1
  • srio
    fpga平台实现srio通信,以及srio端口寄存器设计。(FPGA platform to achieve sRIO communication, as well as sRIO port register design.)
    2017-07-09 16:52:45下载
    积分:1
  • pprobar
    ES A PRACRICA 2 DEL LABORATORIO DE DIGITAL
    2013-12-09 04:26:42下载
    积分:1
  • liftbd53
    db53小波的verilog硬件实现源码(Wavelet db53 Verilog hardware source)
    2008-06-26 10:42:23下载
    积分:1
  • Verilog
    说明:  Verilog简易教程,或者说是讲义,清晰易懂,适合初学者入门使用(Layman' s Guide to Verilog, or a lecture, legible entry to use for beginners)
    2010-04-08 16:51:54下载
    积分:1
  • AXI总线接口控制代码
    本代码为简单AXI接口控制模块,具备数据的读写等传输功能,对总线传输学习者来说是很好的学习资料,可在此代码基础上进行更复杂功能接口的模块的开发。
    2022-08-15 09:53:12下载
    积分:1
  • 696518资源总数
  • 105547会员总数
  • 4今日下载