登录
首页 » VHDL » vhdl设计事例,有助于FPGA初学着,High

vhdl设计事例,有助于FPGA初学着,High

于 2023-06-12 发布 文件大小:650.89 kB
0 709
下载积分: 2 下载次数: 1

代码说明:

vhdl设计事例,有助于FPGA初学着,High-Performance 1024-Point Complex FFT-vhdl design examples, to help novice FPGA. High-Performance 1024-Point Complex FFT

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • 温度码到二进制吗的转换的verilogHDL代码。
    温度码到二进制吗的转换的verilogHDL代码。-Temperature code to do the conversion of binary code verilogHDL.
    2022-02-28 22:15:49下载
    积分:1
  • FPGA
    基于FPGA的图像采集卡的设计与相关说明-FPGA-based design of frame grabbers and related note
    2023-06-09 09:00:04下载
    积分:1
  • hammingaTB
    Design HDL code for a circuit that calculates the Hamming distance of two 8-bit inputs.
    2013-11-06 15:45:02下载
    积分:1
  • edge_detect_p
    用于检测信号上升沿,输出与时钟相关的正脉冲(Detect the rising edge of the signal)
    2012-03-27 14:49:21下载
    积分:1
  • GW48系统电子琴:可控制8个音节,4种音调 readme中带使用说明
    GW48系统电子琴:可控制8个音节,4种音调 readme中带使用说明-GW48 system : control eight syllables, four species of taking the pitch readme use
    2022-05-21 12:22:34下载
    积分:1
  • HDMI
    Verilog 写的HDMI接口源程序及说明文档(HDMI interface verilog code and specificaiton paper)
    2010-09-27 11:18:01下载
    积分:1
  • This an interpolating by 2 half
    This an interpolating by 2 half-band filter with 79 taps (40 none-zero coefficients).
    2022-03-06 22:11:21下载
    积分:1
  • aetgdffh tghj tjfgj FDG VBN T
    4weimimasuo 可运行 可仿真 -aetgdffh tghj tjfgj fdg vbn t
    2022-08-16 19:53:03下载
    积分:1
  • one_2017_v2
    说明:  一个编码解码系统,其中包含一个信号发生器(用查找表方式实现)、一个m序列生成器(用来编码和解码用)、一个FiFo队列用来做缓存以及用串口方式进行收发读取数据。(An encoding and decoding system, which includes a signal generator (implemented by look-up table), an m-sequence generator (used for encoding and decoding), a FIFO queue for caching, and a serial port for receiving, transmitting and reading data.)
    2021-03-15 18:24:40下载
    积分:1
  • USB_xilinx_vhdl
    Giao tiep Univesan ...
    2020-06-20 03:00:02下载
    积分:1
  • 696518资源总数
  • 105901会员总数
  • 40今日下载