-
Clock_1602
基于FPGA的1602时钟显示,驱动1602显示时钟,矩阵键盘调时(1602 FPGA-based clock display, clock display driver 1602, when the transfer matrix keyboard)
- 2011-06-29 00:58:51下载
- 积分:1
-
CYUSB3.0
USB3.0开发板资料,采用CYUSB3.0(USB3.0 development board, using CYUSB3.0)
- 2014-02-18 08:19:00下载
- 积分:1
-
一个可以使用的RocketI/O开发实例。基于Xilinx FPGA Virtex5平台。
一个可以使用的RocketI/O开发实例。基于Xilinx FPGA Virtex5平台。-One can use RocketI/O development example. Based on Xilinx FPGA Virtex5 platform.
- 2022-02-12 14:18:54下载
- 积分:1
-
延迟线模块的verilog代码,延迟线模块是数字电路设计常用的模块...
延迟线模块的verilog代码,延迟线模块是数字电路设计常用的模块-Delay-line module Verilog code, delay-line module is commonly used in digital circuit design module
- 2022-08-09 02:38:35下载
- 积分:1
-
数字逻辑课程设计,用vhdl实现红外线传输系统的课程设计,下载验证通过...
数字逻辑课程设计,用vhdl实现红外线传输系统的课程设计,下载验证通过-Digital logic course design, using vhdl infrared transmission system to achieve curriculum design, download verified by
- 2023-07-10 17:40:03下载
- 积分:1
-
ofdm_cp_insertion
ofdm_cp_insertion add/remove CP
- 2015-01-29 21:25:47下载
- 积分:1
-
6_ImageBasic
基于System Generator的图像处理工程,多媒体处理FPGA实现的源码,图像基本操作,几何变换,直方图,灰度化处理等(System Generator based image processing engineering, multimedia processing FPGA implementation source code, the basic operation of the image, geometric transformations, histogram, gray processing)
- 2020-10-20 20:07:24下载
- 积分:1
-
ulpi_port
ULPI UTMI conversion
- 2015-03-12 14:59:25下载
- 积分:1
-
This is what I found online vhdl language used to write the sdram controller cod...
这是我从网上找到的用vhdl语言写的sdram控制器的代码。我的邮箱:wleechina@163.com-This is what I found online vhdl language used to write the sdram controller code. My mail : wleechina@163.com
- 2022-03-26 03:30:04下载
- 积分:1
-
count23
一个简单的23计数器,用VHDL实现,可供初学者学习。(A simple 23 counters, with the VHDL implementation, available for beginners.)
- 2010-05-10 13:30:44下载
- 积分:1