登录
首页 » VHDL » 这是8位微处理器的Verilog源代码,可以欠在Flex10k10里面

这是8位微处理器的Verilog源代码,可以欠在Flex10k10里面

于 2022-02-06 发布 文件大小:92.87 kB
0 44
下载积分: 2 下载次数: 1

代码说明:

这是8位微处理器的Verilog源代码,可以欠在Flex10k10里面-This is the 8-bit microprocessor Verilog source code, can they owed in Flex10k10

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • MUX
    Multipleksor 3 to 1 - 3x1bit in, 1x1bit out
    2013-09-18 16:21:25下载
    积分:1
  • I2C Bus Controller ALTERA the VHDL source code
    I2C总线控制器 altera提供的VHDL的源程序代码-I2C Bus Controller ALTERA the VHDL source code
    2022-01-25 15:11:56下载
    积分:1
  • taxi
    出租车的计费功能的实现,计量模块、计费模块、控制模块、译码模块。(taxi fee)
    2010-01-16 22:25:33下载
    积分:1
  • inverter chain
    说明:  基于HSPICE实现的反相器链,并分析电路延时(Inverter chain based on HSPICE, and analyze circuit delay)
    2020-04-21 12:55:52下载
    积分:1
  • 04_ep2c8_vga_test
    VIP FPGA板的配套例子,这个是VGA格式lcd液晶屏幕显示用。(VIP board supporting example of this is the VGA format PREVIEW.)
    2013-10-18 19:03:37下载
    积分:1
  • 通过VHDL语言的例子,对FPGA的VHDL语言的原型(第七章)是
    应用背景FPGA原型的VHDL例子提供一系列清晰,易于遵循的快速代码开发模板;大量的实际例子来说明和强化的概念和设计技术;现实可实施的项目和测试在Xilinx原型板;深入探索和Xilinx PicoBlaze软核微处理器。关键技术本书采用“做中学”介绍VHDL和FPGA技术的概念和设计人员通过一系列的实验方法。
    2022-08-13 16:44:37下载
    积分:1
  • CNTRTEST3_7tx_rx_0422
    在ISE12.4与TMS320F2812的XINTF接口,实现数据收发(In ISE12.4 TMS320F2812 the XINTF, data transceiver)
    2021-01-08 10:48:51下载
    积分:1
  • 一个可综合的串并转换接口verilog源代码
    一个可综合的串并转换接口verilog源代码-a comprehensive series of conversion and interface Verilog source code
    2022-03-17 00:42:34下载
    积分:1
  • c语言编写51单片机键盘扫描程序,方便移植到其他的硬件上去...
    c语言编写51单片机键盘扫描程序,方便移植到其他的硬件上去-51 Singlechip c language keyboard scanning procedures for transplantation to other hardware up
    2023-09-08 23:40:03下载
    积分:1
  • -Elliptic
    We present elliptic curve cryptography (ECC) coprocessor, which is dual-field processor with projective coordinator. We have implemented architecture for scalar multiplication, which is key operation in elliptic curve cryptography. Our coprocessor can be adapted both prime field and binary field, also contains a control unit with 256 bit serial and parallel operations , which provide integrated highthroughput with low power consumptions. Our scalar multiplier architecture operation is perform base on clock rate and produce better performance in term of time and area compared to similar works. We used Verilog for programming and synthesized using Xilinx Vertex II Pro devices. Simulation was done with Modelsim XE 6.1e, VLSI simulation software from Mentor Graphics Corporation especially for Xilinx devices.
    2012-02-09 10:48:50下载
    积分:1
  • 696522资源总数
  • 104042会员总数
  • 18今日下载