登录
首页 » VHDL » CGRA加密算法可重构

CGRA加密算法可重构

于 2023-05-25 发布 文件大小:73.42 kB
0 113
下载积分: 2 下载次数: 1

代码说明:

工作机制如下: 1、 系统上电,配置信息由片外加载到片上配置存储器中; 2、 执行某算法前,将此算法所有的配置包写入到配置包存储器中(配置包存储器包含在配置解析单元中); 3、 配置解析单元解析配置索引,从配置存储器中选择相应的配置对可重构阵列及功能模块进行配置; 4、 阵列从外部中读取数据进行计算,计算结果写出到密文寄存器中; 5、 可重构阵列与功能模块计算的中间结果数据只与通用寄存器堆进行交互; 6、 阵列计算的中间结果通过通用寄存器堆缓存;

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • 高速FIFO,verilog设计。速度高达130Mhz
    高速FIFO,verilog设计。速度高达130Mhz-High-speed FIFO, verilog design. Speed up to 130MHz
    2023-06-26 05:15:03下载
    积分:1
  • Verilog
    这是个关于verilog入门的文档,有同志对verilog感兴趣,可以下载此文档,以供参考。(This is a verilog entry on the document, there are comrades of the verilog interested, you can download this document for reference.)
    2011-11-06 13:18:07下载
    积分:1
  • BPSK
    说明:  先用Matlab理论仿真,再用Verilog语言在ISE环境下编写程序,可通过手机发送指令来控制上下变频器的参数。(Firstly, we use the theory of MATLAB to simulate, and then use Verilog language to write programs in ISE environment. The parameters of up-down converter can be controlled by sending instructions from mobile phone.)
    2020-06-19 22:40:02下载
    积分:1
  • -Elliptic
    We present elliptic curve cryptography (ECC) coprocessor, which is dual-field processor with projective coordinator. We have implemented architecture for scalar multiplication, which is key operation in elliptic curve cryptography. Our coprocessor can be adapted both prime field and binary field, also contains a control unit with 256 bit serial and parallel operations , which provide integrated highthroughput with low power consumptions. Our scalar multiplier architecture operation is perform base on clock rate and produce better performance in term of time and area compared to similar works. We used Verilog for programming and synthesized using Xilinx Vertex II Pro devices. Simulation was done with Modelsim XE 6.1e, VLSI simulation software from Mentor Graphics Corporation especially for Xilinx devices.
    2012-02-09 10:48:50下载
    积分:1
  • 100powertips
    these are the source codes for the book " 100 power tips for FPGA designers"
    2012-08-20 14:59:29下载
    积分:1
  • 1路视频光端机的接收端,VHDL源码,使用全FPGA芯片的硬件,内建解帧、时钟、DESERDES...
    1路视频光端机的接收端,VHDL源码,使用全FPGA芯片的硬件,内建解帧、时钟、DESERDES-PDH a video of the receiving end, VHDL source code, use the whole FPGA chip hardware, built-in framing, clock, SERDES
    2022-04-30 11:01:06下载
    积分:1
  • vhdl的3
    vhdl的3-8译码器-instantiate the 3-8 decoder
    2022-03-25 00:36:10下载
    积分:1
  • VGA
    verilog vga 图像处理(verilog vga)
    2013-10-15 19:00:16下载
    积分:1
  • ps2_mouse
    ps2 mouse controller
    2008-09-27 21:29:42下载
    积分:1
  • identify_F-201109A_release_notes
    identify在线调试手册,主要讲了FPGA怎样在线调试文档(identity actel edition tool set release notes)
    2012-02-02 15:53:38下载
    积分:1
  • 696516资源总数
  • 106478会员总数
  • 6今日下载