登录
首页 » VHDL » UART Basic, hardwired RS232 UART.

UART Basic, hardwired RS232 UART.

于 2023-05-28 发布 文件大小:4.88 kB
0 149
下载积分: 2 下载次数: 1

代码说明:

--##############################################################################

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • FPGA_SPWM
    此代码是由FPGA产生SPWM波的代码,简单易懂(use FPGA to generate SPWM)
    2019-02-19 16:12:33下载
    积分:1
  • DDR2_hardcore_userguide
    xillinx Spartan6 FPGA DDR 接口设计指南(xillinx Spartan6 FPGA DDR Interface Design Guidelines)
    2009-11-23 10:18:28下载
    积分:1
  • altera详细使用配置手册,有一定的参考价值,写的比较详细
    altera详细使用配置手册,有一定的参考价值,写的比较详细-altera in detail the use of manual configuration, has a certain reference value, a more detailed written
    2022-03-20 13:35:35下载
    积分:1
  • NIOSII-Qsys_v1.3.1
    黑金刚FPGA开发板使用说明文档,讲诉了NIOS和Qsys的详细开发步奏,值得学习。(KINGBOX FPGA development board documentation, recounts in detail the development of step-outs and Qsys NIOS, it is worth learning.)
    2015-03-25 13:42:03下载
    积分:1
  • Verilog code to calculate Sobel
    Verilog code to calculate Sobel
    2022-03-24 08:25:30下载
    积分:1
  • ASKMod
    ASK调制信号的verilog VHL设计,在ise中实现了ASK信号的调制解调。(ASK modulation signal verilog VHL design, in ise to achieve the ASK signal modulation and demodulation.)
    2017-04-17 10:46:19下载
    积分:1
  • concurrent
    VHDL operators basics
    2013-09-10 14:44:51下载
    积分:1
  • ethernet_100
    Verilog,编写的udp收发程序,开发环境xilinx(Verilog, written UDP transceiver)
    2020-10-29 21:09:57下载
    积分:1
  • PN_GEN
    说明:  一个PN序列发生器,大M序列,供参考学习,(A PN sequence generator, the M series, for reference study,)
    2008-10-20 13:46:45下载
    积分:1
  • a Verilog HDL language used in the preparation of multi
    一个用VerilogHDL语言编写的多路解复用器-a Verilog HDL language used in the preparation of multi-channel demultiplexer
    2022-02-06 11:12:06下载
    积分:1
  • 696516资源总数
  • 106409会员总数
  • 8今日下载