登录
首页 » VHDL » 用verilog写的很好的cpu core

用verilog写的很好的cpu core

于 2023-06-03 发布 文件大小:50.82 kB
0 135
下载积分: 2 下载次数: 1

代码说明:

用verilog写的很好的cpu core-using Verilog write a good cpu core

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • 介绍了用vhdl描述的各种硬件电路的实现,基本包括各种常用的电路。...
    介绍了用vhdl描述的各种硬件电路的实现,基本包括各种常用的电路。-Introduction with VHDL description of a variety of hardware circuits realize, basic, including a variety of commonly used circuits.
    2022-04-29 11:09:28下载
    积分:1
  • EDA4--3
    实现的电子钟,资料非常全面,是一次课程设计的大作业,完成的质量很高。(Achieve the electronic clock information is very comprehensive, curriculum design job, completed high quality.)
    2013-01-18 17:41:09下载
    积分:1
  • Advanced-FPGA-Design
    Advanced FPGA Design - Architecture, Implementation, and Optimization(Advanced FPGA Design- Architecture, Implementation, and Optimization)
    2015-04-13 16:00:33下载
    积分:1
  • LCD1602测试程序
    说明:  实现对LCD1602的Verilog HDL编程(the program for LCD1602 based on Verilog HDL)
    2020-06-23 21:00:01下载
    积分:1
  • ser_par
    24bitAD数据采样进行串并转换,并行输出。另包括24位DA并串转换,串行输出。(24bitAD data sampling and converted to strings, parallel output. Other notable features include 24-bit DA and string conversion, serial output.)
    2009-12-10 15:46:54下载
    积分:1
  • 跑马灯
    跑马灯-是移位寄存器 有6个灯,无延时entity-Bomadeng-shift register is a six lights, without delay entity
    2022-09-29 01:55:03下载
    积分:1
  • altremote_update_cyclone5
    altera remote updata cyclone5 平台例程,无nios核版本(altera remote updata cyclone5 platform routine do not use nios)
    2021-04-23 17:38:47下载
    积分:1
  • 7-5
    基于FPGA的ip核FIR低通滤波器,实现滤波功能,简单好用(FPGA-based ip core FIR filter for filtering function, easy to use)
    2020-10-05 11:47:38下载
    积分:1
  • S03_基于ZYNQ的DMA与VDMA的应用开发
    说明:  VIVADO dma以及vdma 使用文档 基于ZYNQ 7020(vivado DMA&VDMA example text of zynq)
    2020-06-17 11:40:02下载
    积分:1
  • WB_I2C
    Routine for I2C in VHDL
    2009-03-21 03:32:58下载
    积分:1
  • 696516资源总数
  • 106783会员总数
  • 25今日下载