-
TOPWAY-UC1698-AppNote-V0.2
ＵＣ1698Ｕ驱动160*160ＬＣＤ中文应用及例程(UC1698U driver 160* 160LCD Chinese applications and routines)
- 2013-05-23 09:25:56下载
- 积分：1
-
-------
---- WISHBONE Wishbone_BFM IP Core----
--------
---- This file is par
---- ----
---- WISHBONE Wishbone_BFM IP Core ----
---- ----
---- This file is part of the Wishbone_BFM project ----
---- http://www.opencores.org/cores/Wishbone_BFM/ ----
---- ----
---- Description ----
---- Implementation of Wishbone_BFM IP core according to ----
---- Wishbone_BFM IP core specification document.---------
---- WISHBONE Wishbone_BFM IP Core----
--------
---- This file is part of the Wishbone_BFM project----
---- http://www.opencores.org/cores/Wishbone_BFM/----
--------
---- Description----
---- Implementation of Wishbone_BFM IP core according to----
---- Wishbone_BFM IP core specification document.
- 2022-05-26 15:36:06下载
- 积分：1
-
TugasUAS_AuditTI_1504505017_Reguler
ertyguhijop[lkjhvbn hiouopi][[poiuy
- 2019-02-05 09:18:23下载
- 积分：1
-
UBlaster
USB Blaster full production data
- 2011-06-17 16:03:28下载
- 积分：1
-
通过实例的VHDL程序设计
VHDL programming by example
- 2022-03-19 05:46:52下载
- 积分：1
-
costas_PLL
costas载波恢复算法 锁相环路，注释很清楚(costas carrier recovery algorithm PLL)
- 2012-08-03 16:07:41下载
- 积分：1
-
RS232 communication protocol with the VHDL language, based on the Altium Designe...
此RS232通信协议用VHDL语言实现，基于Altium Designer公司的Protel DXP开发平台。本人是基于Nanaboard开发板编写的程序，其他用户只需要对配置文件进行修改即可用于其他电路板。-RS232 communication protocol with the VHDL language, based on the Altium Designer
- 2023-01-28 04:55:04下载
- 积分：1
-
I2C控制器源代码，Verilog HDL语言，可以直接调用
I2C控制器的源代码，Verilog HDL语言编写，可以直接调用-I2C controller source code, Verilog HDL language, you can directly call
- 2023-04-28 04:45:03下载
- 积分：1
-
design-of-CAN-based-on-VHDL
基于Verilog+HDL设计CAN控制器,详细介绍各功能模块的设计。本论文的重点是CAN总线通信控制器的前端设计。即用Verilog HDL语言完成CAN协议的数据链路层的RTL级设计，实现其功能，并且能够在FPGA开发平台Quartos上通过仿真验证，证明其正确性(Verilog+ HDL-based design of CAN controller, detailed design of each functional module. This paper focuses on the CAN bus communication controller front-end design. Verilog HDL language that is used to complete the data link layer CAN protocol the RTL-level design, to achieve its function, and can be on the FPGA development platform Quartos by simulation to prove its correctness)
- 2011-07-22 15:22:27下载
- 积分：1
-
fft-matlab
FFT的MATLAB实现。非常完整的实现FFT过程，速度很快。(The FFT in MATLAB. Contains more than one source, the FFT process. Learning Reference essential)
- 2012-10-27 16:07:24下载
- 积分：1
