登录
首页 » Verilog » dual-mode,turbo译码器

dual-mode,turbo译码器

于 2023-06-15 发布 文件大小:2.72 kB
0 159
下载积分: 2 下载次数: 2

代码说明:

应用背景Turbo码是性能接近Shannon极限的纠错码,广泛应用于现代通信系统中,未来通信技术的发展迫切需要支持双模或多模编译码器。Log-MAP算法作为LDPC码和Turbo码的译码算法,并将Turbo码的简化算法查表法应用于LDPC码。关键技术Turbo码采用递归系统卷积码作为级联的分量码,在迭代译码过程中,分量码译码器之间相互交换软信息来提高Turbo码的译码性能,其译码算法主要包括最大后验概率算法(Maximum A Posterior Possibility,MAP)及其简化算法和软输出Viterbi算法(Soft Output Viterbi Algorithm,SOVA)。

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • FPGA_SPWM
    说明:  此代码是由FPGA产生SPWM波的代码,简单易懂(use FPGA to generate SPWM)
    2019-02-19 16:12:33下载
    积分:1
  • MIPS_32位
    32位单周期校验码
    2022-04-01 11:56:32下载
    积分:1
  • μCOS-Ⅱ中文手册
    说明:  ucos II 中文手册额,可以学习一下哦(UCOS II Chinese manual volume, you can learn it)
    2020-04-29 17:04:40下载
    积分:1
  • e_BIU
    isa MEMORY PLAN eu biu asm
    2020-06-25 19:20:02下载
    积分:1
  • SVPWM-VHDL
    fpga永磁同步电机矢量控制系统,包括死区等模块(fpga foc)
    2016-06-13 19:53:32下载
    积分:1
  • fir4btp
    4tap FIR filter in verilog code
    2014-01-13 22:30:58下载
    积分:1
  • 5L_SVPWM_ANPC_CPLD
    基于CPLD硬件描述语言编写的五电平SVPWM脉冲触发程序(Five level SVPWM pulse trigger program based on CPLD hardware description language)
    2020-12-14 16:19:15下载
    积分:1
  • rfid new code
    说明:  In the data management system a significant role of the Data link layer is to convert the unreliable physical link between reader and tag into a reliable link. Therefore, the RFID system employs the Cyclic Redundancy Check (CRC) as an error detection scheme. In addition for reader to communicate with the multiple tags, an anti-collision technique is required. The technique is to coordinate the communication between the reader and the tags. The common deterministic anti-collision techniques are based on the Tree algorithm such as the Binary Tree and the Query Tree algorithms.
    2019-04-30 16:54:27下载
    积分:1
  • Some_classic_examples_of_VHDL_language_source_code
    VHDL语言的一些经典实例源代码,包括状态机,时序电路,组合逻辑电路等(Some classic examples of VHDL language source code, including the state machine, sequential circuits, combinational logic circuits)
    2010-07-11 12:50:06下载
    积分:1
  • lab12_design_files
    des code source vhdl sur fpga
    2016-03-29 08:09:05下载
    积分:1
  • 696516资源总数
  • 106481会员总数
  • 12今日下载