登录
首页 » Verilog » 数字手电筒

数字手电筒

于 2023-06-16 发布 文件大小:1.27 kB
0 129
下载积分: 2 下载次数: 1

代码说明:

涉及三个文件: 源文件、 鼓励文件和验证文件,可以调节整体工作的一个基本的手电筒

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • SDRAM的控制程序,特权同学的源代码
    SDRAM的相关资料!包括三星的资料。有大量的论文,有原理图,有仿真程序等。
    2022-06-28 17:44:11下载
    积分:1
  • ModelSim_
    FPGA编写环境,具有仿真容易,软件内存小的特点(FPGA authoring environment, with easy simulation software features small memory)
    2013-07-24 19:20:57下载
    积分:1
  • UART
    本代码用verilog语言配合sopc和nios实现了串口调试的目的。软件编程用C语言描述,只是比较简单的例子,适合初学者做了解用,本人亲自在EP2C8Q上实践。(The code to use verilog language sopc and nios achieved with serial debugging purposes. Software programming using C language description, but relatively simple example for beginners to do with understanding, I personally EP2C8Q on practice.)
    2013-09-11 10:48:17下载
    积分:1
  • Vivado基础实验
    通过用vivado完成一个流水灯项目手把手教你如何使用vivado,内容十分详细。(Using vivado to complete a running light project, you can learn how to use vivado by hand. The content is very detailed.)
    2018-12-06 16:14:45下载
    积分:1
  • usbd_ucos
    说明:  基于ALINX AX7020硬件平台的USB-OTG通信程序。操作系统采用uCOS III v1.41,基本实现了双向USB2.0 块传输(Bulk Transfer)通信,zynq的PS端接收USB数据并回传至主机。经测试,主机端Window10系统采用libUSBK编程时,采用64字节的块时,传输速率可达210Mbps。zynq开发工具为Vivado2015.4,程序包中包含了全部的硬件和软件工程文档。(A USB-OTG communication project where an AX7020 platform is employed as USB device. The embeded operating system is uCOS III of version 1.41, and the FPGA toolchain is Vivado 2015.4. This project implements a full speed bidirectional USB2.0 bulk transfer. A test on Windows 10 host with libUSBK shows that the transfer speed is up to 201Mbps.)
    2020-09-09 09:38:02下载
    积分:1
  • Harris-algorithm-based-on-FPGA
    在利用FPGA的并行处理能力应对高速数据和去做复杂的数据处理时,对一些较为复杂或者重复性工作模块多的情况下,算法资源就需要进行预评估。有效的资源预评估不仅可以在芯片选型上有益,还可以对程序有较详细的估计,在硬件不变的前提下能够选择更好的算法优化。本文着重在Harris算法在FPGA的实现以及在移植之前对其占用的FPGA资源进行预评估。(Response to high-speed data and do complex data processing in the FPGA parallel processing capabilities, to cope with some of the more complex or repetitive tasks module,it is necessary to pre-assessment algorithm resources. Resources pre-assessment can not only be useful in the chip selection, but also be a more detailed estimate of the program to be able to choose a better algorithm optimization in the same premise hardware. This article focuses on the pre-assessment in the Harris algorithm in the FPGA implementation and its FPGA resources occupied prior to transplantation.)
    2013-02-28 15:41:39下载
    积分:1
  • MSK_BER
    msk比特误码率matlab仿真 匹配滤波器(the msk bit error rate matlab simulation matched filter)
    2020-11-14 11:49:42下载
    积分:1
  • CPU 多周期
    多周期CPU设计所有模块全部代码,ISE工具环境下,经验证成功实现
    2022-03-25 05:59:24下载
    积分:1
  • VHDLgoldbook
    VHDL黄金参考手册,能让你更好的学习了解VHDL语言(VHDL gold reference manual, can make you a better learn VHDL language)
    2013-12-05 16:06:19下载
    积分:1
  • AD7608
    8通道同步AD芯片7608的FPGA控制程序(FPGA control program of ad7608(8 channel synchronous AD chip))
    2021-03-13 12:09:24下载
    积分:1
  • 696516资源总数
  • 106442会员总数
  • 11今日下载