登录
首页 » VHDL » 用VerilogHDL编写的,一个占空比为50%的6分频电路

用VerilogHDL编写的,一个占空比为50%的6分频电路

于 2023-06-23 发布 文件大小:136.55 kB
0 1004
下载积分: 2 下载次数: 1

代码说明:

用VerilogHDL编写的,一个占空比为50%的6分频电路-prepared using Verilog HDL, a 50% duty cycle for the six sub-frequency circuit

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • RiscCpu
    Verilog-RISC CPU
    2008-11-30 22:05:57下载
    积分:1
  • VHDL_i2cs_rx_CPLD
    CPLD imlementation of I2C BUS Controller. The description has been made by VHDL
    2012-08-20 14:30:18下载
    积分:1
  • 基于nios ii 控制altera de1 开发板上iic总线实现与at24c02通信
    基于nios ii 控制altera de1 开发板上iic总线实现与at24c02通信-Based on nios ii controlled altera de1 Development Board iic bus for communication with the at24c02
    2022-03-16 00:16:13下载
    积分:1
  • LCD-Driver-(LabVIEW-2009)
    Lab view using FPGA traing on lcd pannel
    2012-03-23 23:50:54下载
    积分:1
  • regress-900055
    The Date prototype object is itself a Date object (its [[Class]] is "Date") whose value is NaN.
    2013-12-27 00:29:58下载
    积分:1
  • DSP-keshe
    设计题目:基于MATLAB的FFT算法的设计 设计内容: 所设计的FFT算法应完成以下功能: (1)在MATLAB环境下编写FFT算法(不调用系统现有函数); (2)实现对选定图片进行FFT计算、还原(IFFT计算),并与系统FFT函数做对比,进行分析; (3)设计GUI界面。 (Design topics: content based on the the MATLAB FFT algorithm design design: the design of the FFT algorithm should perform the following functions: (1) the FFT algorithm written in MATLAB environment (do not call existing function of the system) (2) to achieve the selected picture for FFT calculation, restore (IFFT calculation) system FFT function analysis (3) design GUI interface.)
    2013-04-09 16:51:00下载
    积分:1
  • High Speed dd
    说明:  (Springer Series in Advanced Microelectronics 51) Ayan Palchaudhuri, Rajat Subhra Chakraborty (auth.)-High Performance Integer Arithmetic Circuit Design on FPGA_ Architecture, Implementation and Desig
    2020-06-24 08:40:01下载
    积分:1
  • I2C-AT24C02
    I2C总线芯片AT24C02程序设计 C++编程(I2C bus AT24C02 chip program design)
    2013-05-27 15:01:08下载
    积分:1
  • 用verilog语言写的串口通信程序,包括收发两个模块,可用于FPGA的通信中,可通过程序设置收发的位数,有很好的扩展性....
    用verilog语言写的串口通信程序,包括收发两个模块,可用于FPGA的通信中,可通过程序设置收发的位数,有很好的扩展性.-Verilog language used to write serial communication program, including the sending and receiving two modules can be used for FPGA communications, you can send and receive through the program to set the number of bits, there is a very good scalability.
    2022-06-17 10:57:04下载
    积分:1
  • hm
    说明:  汉明编码和解码的硬件描述语言(verilog),其被编解码的数据为M序列。 建议运行软件为Quartus.(failed to translate)
    2011-05-08 15:19:39下载
    积分:1
  • 696516资源总数
  • 106571会员总数
  • 2今日下载