-
quartus-and-modelsim-for-OFDM
说明: 关于quartus与modelsim 仿真(about quartus and modelsim simulator)
- 2011-04-03 18:29:56下载
- 积分:1
-
adder
用于实现FPGA硬件开发使用的加法器,需要注意的是用Verilog语言实现的(The adder used to realize FPGA hardware development needs to be realized in Verilog language)
- 2020-06-22 03:20:01下载
- 积分:1
-
state-machine
一个简单的用verilog实现的售货机状态机设计,内有word介绍设计的原理(A simple realization of a vending machine with verilog state machine design, there are design principles introduced word)
- 2021-01-20 23:48:42下载
- 积分:1
-
temperature
温度传感器实验,将温控芯片的温度信号通过fpga用数码管显示(temperature display)
- 2012-03-26 21:49:23下载
- 积分:1
-
add
浮点加法器的用Verilog实现,32位的浮点加法器(Floating point adder Verilog)
- 2021-02-28 12:49:35下载
- 积分:1
-
Cordic_matlab
实现自然对数运算的cordic算法的matlab浮点仿真,以及针对FPGA硬件平台的定点仿真测试(Achieve natural logarithm of cordic algorithm matlab floating point emulation, and FPGA hardware platform for fixed-point simulation testing)
- 2013-11-01 15:10:09下载
- 积分:1
-
hard
在Quartus中,利用FPGA例化的存储器实现程序的BOOTLOADER的搬移(In Quartus, the use of FPGA case of memory to achieve the program' s move BOOTLOADER)
- 2020-09-27 20:17:46下载
- 积分:1
-
Single-CPU
简单的单周期CPU设计,实现的指令有:算术运算指令、逻辑运算指令、移位指令、比较指令、存储器读/写指令、分支指令、跳转指令、停机指令。(Simple single-cycle CPU design,The instructions implemented are as follows:Arithmetic operation instruction, logical operation instruction, shift instruction, comparison instruction, memory read/write instruction, branch instruction, jump instruction, stop instruction.)
- 2020-06-16 12:28:32下载
- 积分:1
-
verilog滤波器仿真
verilog程序仿真滤波器
16阶 运用加法器和乘法器 40KHZ
16位并入并出
- 2022-03-18 13:07:36下载
- 积分:1
-
基于FPGA状态机实现的I2C Verilog工程
基于FPGA状态机实现的I2C Verilog工程文件,在多个项目中运用检验,非常可靠,有详尽的注释,可读性非常清晰,需要的可以下载
- 2022-01-21 22:45:25下载
- 积分:1