登录
首页 » VHDL » xvrware图书馆Xilinx Inc.

xvrware图书馆Xilinx Inc.

于 2023-07-20 发布 文件大小:20.38 kB
0 97
下载积分: 2 下载次数: 1

代码说明:

XVRWARE Library Xilinx Inc. The XVRWARE Synthesis library provides macros and synthesis examples for constructing TMR circuits in VHDL for the Virtex architecture

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • frenqucy
    利用康芯公司的FPGA芯片设计制作频率计,实现对频率的测量。(Kang core using FPGA chip design company frequency meter, realize the frequency measurements.)
    2011-07-27 15:49:30下载
    积分:1
  • QuartusII8.0 Unix 和Linux按照指南
    QuartusII8.0 Unix 和Linux按照指南-QuartusII8.0 Unix and Linux in accordance with the Guide
    2022-02-14 18:44:21下载
    积分:1
  • 21ic下载_16QAM调制解调器设计与FPGA实现
    基于FPGA的16QAM调制器设计与实现(Design and implementation of 16QAM modulator based on FPGA)
    2018-06-14 21:57:50下载
    积分:1
  • 用FPGA实现CRC算法,只用一个脉冲就能实现,比传统的移位算法大大节约时间...
    用FPGA实现CRC算法,只用一个脉冲就能实现,比传统的移位算法大大节约时间-Using FPGA to achieve CRC algorithm, only one pulse will be able to realize, than the traditional algorithm greatly saving time shift
    2022-07-14 15:39:31下载
    积分:1
  • CPU-Verilog
    说明:  简单流水线CPU,使用 verilog实现,实现一条指令的整个流程(Implementation of Simple Pipeline CPU Verilog)
    2020-06-23 19:40:01下载
    积分:1
  • zhentongbu
    FPGA在通信上的运用:基于VHDL的帧同步程序(Application of FPGA in communication: Based on VHDL frame synchronization procedures )
    2012-11-28 09:10:05下载
    积分:1
  • RTC-DS1307-interfacing-with-PIC
    Real time Clock DS1307 interacing with PIC using I2C.
    2013-03-06 13:52:42下载
    积分:1
  • 实验17 ADC实验
    鉴于stm32在keil平台上的ADC采集转化,在LCD屏上显示程序(voltage acquisition adc)
    2020-06-20 12:40:02下载
    积分:1
  • Top module name : SHIFTER (File name : SHIFTER.v) 2. Input pins: SHIFT [3:0],...
    Top module name : SHIFTER (File name : SHIFTER.v) 2. Input pins: SHIFT [3:0], IN [15:0], SIGN, RIGHT. 3. Output pins: OUT [15:0]. 4. Input signals generated from test pattern are latched in one cycle and are synchronized at clock rising edge. 5. The SHIFT signal describes the shift number. The shift range is 0 to 15. 6. When the signal RIGHT is high, it shifts input data to right. On the other hand, it shifts input data to left. 7. When the signal SIGN is high, the input data is a signed number and it shifts with sign extension. However, the input data is an unsigned number if the signal SIGN is low. 8. You can only use following gates in Table I and need to include the delay information (Tplh, Tphl) in your design.
    2022-04-13 06:40:15下载
    积分:1
  • vhdl
    说明:  这个事VHDL基础知识,内面主要内容是编码器的插V过程,值得下载学习!(it is really useful for those who never touch it!)
    2010-04-16 13:57:35下载
    积分:1
  • 696518资源总数
  • 105547会员总数
  • 4今日下载