-
this document is in two MAXplusII environment through the development and operat...
此两文件是在MAXplusII环境下开发并运行通过的VHDL文件，实现了并串口转换功能。-this document is in two MAXplusII environment through the development and operation of the VHDL documents, and the realization of serial conversion function.
- 2022-02-26 14:17:56下载
- 积分：1
-
cpld/fpga Integral comb filter (CIC) design
cpld/fpga积分梳状滤波器(CIC)设计-cpld/fpga Integral comb filter (CIC) design
- 2022-07-08 17:49:24下载
- 积分：1
-
I2CVHDLASDASDADASD
内容太短。注意请： 代码没有很好的描述将被删除，你不会得到任何点。请描述一下更好地获得更多积分。
- 2022-11-26 06:20:03下载
- 积分：1
-
Turbo Decoder Release 0.3
Turbo Decoder Release 0.3
* Double binary, DVB-RCS code
* Soft Output Viterbi Algorithm
* MyHDL cycle/bit accurate model
* Synthesizable VHDL model
-Turbo Decoder Release 0.3* Double binary, DVB-RCS code* Soft Output
Viterbi Algorithm* M yHDL cycle/bit accurate model* Synthesizable VHDL
model
- 2022-01-30 12:47:05下载
- 积分：1
-
generic_dpram
IT IS THE DP MEMORY MODULE. IT CONTROLS THE DP MEMORY
- 2013-09-30 19:03:40下载
- 积分：1
-
xge_mac_latest.tar
用Verilog编写的以太网控制器，可以使用，里面是全部verilog源码(Ethernet controller based on Verilog, can be used directly, all verilog files)
- 2015-12-21 17:12:51下载
- 积分：1
-
DMA
针对QUARTUS的DMA的VHDL代码实现(DMA Controller Code in VHDL)
- 2009-07-04 23:14:32下载
- 积分：1
-
0720_03_AD_uart
基于fpga的verilog实现ad及uart，并进行仿真验证(Verilog based on FPGA implements AD and uart, and carries out simulation verification)
- 2019-01-21 20:52:46下载
- 积分：1
-
PCIE资料和仿真教程1-6
PCIE仿真设计教程1-6，我帮大家收集到一起了(PCIE simulation design tutorial 1-6, I help you gather together.)
- 2020-11-09 19:29:46下载
- 积分：1
-
ahdl--sine-wave-code-with-rom-look-up-table_imp
hi this is an verilog codes
- 2011-11-11 14:30:21下载
- 积分：1
