登录
首页 » VHDL » DDR控制器的VHDL源代码.采用FPGA实现DDR接口控制器,适用于Altera的FPGA,最高频率可到100M...

DDR控制器的VHDL源代码.采用FPGA实现DDR接口控制器,适用于Altera的FPGA,最高频率可到100M...

于 2023-07-27 发布 文件大小:758.44 kB
0 83
下载积分: 2 下载次数: 1

代码说明:

DDR控制器的VHDL源代码.采用FPGA实现DDR接口控制器,适用于Altera的FPGA,最高频率可到100M-DDR controller VHDL source code. Using FPGA DDR interface controller, applicable to Altera FPGA, the highest frequency available 100M

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • The source code for the Nios II development of an example, the main demonstratio...
    本源码为Nios II的开发示例,主要演示Nios II的定时中断器的应用。开发环境QuartusII。 本示例十分经典,对基于SOPC开发的FPGA初学者有很大帮助。-The source code for the Nios II development of an example, the main demonstration Nios II interrupt timing device applications. Development environment QuartusII. This example is very classic, FPGA-based SOPC development of great help for beginners.
    2022-03-20 14:56:37下载
    积分:1
  • JOP of RAM VHDL source code, classic classics, difficult to find a good price.
    JOP的RAM VHDL源码,经典的经典,不易找到的好东东,-JOP of RAM VHDL source code, classic classics, difficult to find a good price.
    2022-10-01 16:00:03下载
    积分:1
  • auk_sdsdi
    说明:  用于FPGA设计的代码(Verilog代码),在FPGA设计中的高速串并转换,时钟提取,对齐处理等功能(for FPGA design ,written by Verilog HDL the functions include SERDES , CDR and so on)
    2020-11-11 12:39:44下载
    积分:1
  • median
    说明:  用verilog编辑的中值滤波器!语言旁表有注释方便理解!(Using Verilog editor median filter! Language beside the table annotated to facilitate understanding!)
    2008-11-03 09:21:18下载
    积分:1
  • 基于VHDL开发的自动售货机系统,可实现自动售货过程中的基本功能,具有一定的代表性。...
    基于VHDL开发的自动售货机系统,可实现自动售货过程中的基本功能,具有一定的代表性。-VHDL-based development of a vending machine system which can automatically process the basic functions of sales, with a certain representativeness.
    2022-03-24 04:11:41下载
    积分:1
  • FPGA实现Jpeg压缩,和视频采集程序
    说明:  FPGA实现Jpeg压缩,和视频采集程序(Zynq - Main - register access Mio)
    2020-03-13 23:25:40下载
    积分:1
  • This tutorial explains how the SDRAM chip on ltera’s DE2 Development and Educati...
    This tutorial explains how the SDRAM chip on ltera’s DE2 Development and Education board can be used with a Nios II system implemented by using the Altera SOPC Builder.
    2022-02-12 08:59:26下载
    积分:1
  • 产生伪的VHDL语言程序
    伪随机m序列产生的VHDL语言程序- program in VHDL language for generating pseudo-random m sequence
    2022-02-05 15:49:12下载
    积分:1
  • dspafpga
    dsp与fpga通信的verilog程序,强烈推荐欢迎参考(dsp and fpga verilog communication program, it is strongly recommended to welcome reference)
    2020-12-04 15:59:23下载
    积分:1
  • ComChange-12061629
    说明:  并行读写14路串口数据,数据被写入FIFO,在收到读写信号后,SPI发送数据出去(Parallel read and write 14 serial port data, SPI send data)
    2019-03-13 01:38:44下载
    积分:1
  • 696518资源总数
  • 105547会员总数
  • 4今日下载