登录
首页 » Verilog » viterbi 译码 工程文件

viterbi 译码 工程文件

于 2023-07-28 发布 文件大小:31.77 kB
0 99
下载积分: 2 下载次数: 1

代码说明:

在国外网站搜索的好东西,一起分享。内部含有verilog格式的源代码。很有参考价值。

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • 华为经典FPGA设计全套入门技巧
    华为经典设计全套入门技巧,面试经验,设计技巧(Huawei Classic Design Complete Introduction Skills, Interview Experience, Design Skills)
    2020-07-01 23:00:02下载
    积分:1
  • DE0_Nano_SOPC_DEMO
    Altera DE0-Nano 开发平台SOPC可编程片上系统实现官方Demo。(Altera DE0-Nano development platform the SOPC programmable on-chip system Official Demo.)
    2013-03-18 06:16:13下载
    积分:1
  • squareLoop
    利用平方环法提取同步载波的FPGA实现的仿真(FPGA implementation of synchronous carrier extraction using square loop method)
    2021-01-11 17:18:49下载
    积分:1
  • fpga Verilong 实现以太网
    在fpga下 ,完全用verilong编写的以太网程序,可以进行tcp/IP通信,请不要用在商业用途中,谢谢
    2022-10-05 04:20:03下载
    积分:1
  • adc0809
    1、用状态机设计A/D转换器ADC0809的采样控制电路,并在数码管上显示转换结果; 2、设置有复位和启动/保持开关,要求 ⑴ 复位开关用来使A/D转换器复位,并做好A/D转换准备; ⑵ 启动/保持开关用来控制A/D转换器开始连续转换或停止转换保持结果,即按一下启动/保持开关,启动A/D转换器开始转换,再按一下启/停开关,停止转换并保持结果。 3、采用Verilog HDL语言设计符合上述功能要求的控制电路。(1, with the state machine design A/D converter ADC0809 sampling control circuit and display the results on the digital conversion 2 is provided with a reset and start/hold switch, reset switch is used to make the request ⑴ A/D converter reset and do A/D conversion ready ⑵ start/hold switch is used to control the A/D converter starts converting or stop the conversion to maintain a continuous result that by clicking Start/hold switch, start the A/D converter to start the conversion, and then Click the start/stop switch stops the conversion and keep the results. 3, using Verilog HDL language designed to meet the functional requirements of the above-mentioned control circuit.)
    2021-01-02 21:38:57下载
    积分:1
  • PWM
    基于FPGA的PWM控制器设计,包含ADC0820模块,按键扫描,PID,PWM控制器等模块,VHDL语言完成,已仿真通过(PWM controller design based on FPGA, including ADC0820 module, key scan, PID, PWM controllers and other modules, VHDL language completed, through simulation)
    2016-05-01 15:05:58下载
    积分:1
  • DATA_Scramble
    扰码器的FPGA实现,选择的扰码器规格为15位移位寄存器。(FPGA scrambler, scrambler specifications for a 15 bit shift register.)
    2021-01-16 19:28:46下载
    积分:1
  • Labview-Data-acquisition-card-
    基于labview的数据采集系统,包括示波器和函数信号发生器,可以实现简单数据采集.(Labview-based data acquisition system, including oscilloscopes and function signal generator, can achieve a simple data acquisition.)
    2014-01-15 21:26:04下载
    积分:1
  • digital-design-and-synthesis
    Verilog HDL 数字设计与综合,夏宇闻译。本书重点关注如何应用verilog语言进行数字电路和系统的设计和验证,不仅讲解语法,更从基本概念讲起,逐渐过渡到编程语言接口以及逻辑综合等高级主题。(The design and synthesis of Verilog HDL digital, Xia Wen translation. The book focused on how to apply the verilog language for the design and verification of digital circuits and systems, not only explain the grammar, the more I start from the basic concept, and a gradual transition to advanced topics such as programming language interface and logic synthesis.)
    2012-10-23 00:16:59下载
    积分:1
  • ADC转换的verilog实现
    简单的12位的AD转换实现,开发平台为vivado,开发语言为verilog。
    2022-02-25 13:19:37下载
    积分:1
  • 696518资源总数
  • 105949会员总数
  • 22今日下载