登录
首页 » VHDL » 通过UART从PC主机读取图片数据,并完成图片在VGA显示器上的显示...

通过UART从PC主机读取图片数据,并完成图片在VGA显示器上的显示...

于 2023-08-09 发布 文件大小:666.44 kB
0 111
下载积分: 2 下载次数: 2

代码说明:

通过UART从PC主机读取图片数据,并完成图片在VGA显示器上的显示-through UART from the host PC to read image data, and complete picture of the VGA display on the show

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • EMIF
    EMIF接口调试代码,使用的是Verilog语言,FPGA与DSP通信,测试成功(EMIF interface debugging code that USES the Verilog language, FPGA and DSP communication, testing success)
    2020-12-04 10:39:24下载
    积分:1
  • ug835-vivado-tcl-commands
    说明:  Vivado是Xilinx最新的FPGA设计工具,支持7系列以后的FPGA及Zynq 7000的开发。与之前的ISE设计套件相比,Vivado可以说是全新设计的。无论从界面、设置、算法,还是从对使用者思路的要求,都是全新的。看在Vivado上,Tcl已经成为唯一支持的脚本,此文件是vivado是tcl命令的集合。(Vivado is Xilinx's latest FPGA design tool that supports development of FPGAs and Zynq 7000s in the 7 series and beyond. Compared with the previous ISE design suite, Vivado can be said that the new design. No matter from the interface, settings, algorithms, or from the user ideas, are new. Look at Vivado, Tcl has become the only supported script, this file is vivado tcl command collection.)
    2020-10-26 22:50:00下载
    积分:1
  • 一个快速和简单的斯巴达教程3
    A quick and simple Spartan 3 tutorial
    2023-03-19 05:05:04下载
    积分:1
  • quartus
    利用拨码开关控制液晶显示器进行十进制数字显示。(DIP switches control the use of liquid crystal display to decimal figures.)
    2020-11-24 22:49:33下载
    积分:1
  • add_verilog
    2位全加器,实现全加器的功能,有近位的加法,输出也有近位,还有testbench,进行验证,验证通过(Two full adders, to achieve full adder function, nearly bit adder, there are nearly bit output)
    2014-05-14 18:56:33下载
    积分:1
  • polar_SC译码
    该部分的主要功能是完成基于FPGA的polar码SC译码。(The main function of this part is to complete the FPGA-based polar code SC decoding.)
    2021-02-17 13:49:46下载
    积分:1
  • 4ASKmod2
    讲述4ASK的原理并附有matlab调制解调的源码。。。。。。。。。。 注:原来上传的4ASKmod.zip不要下(The principle tells 4ASK together with modulation and demodulation matlab source. . . . . . . . . . Note: The original upload 4ASKmod.zip not down)
    2013-07-10 00:01:10下载
    积分:1
  • 100vhdlsimple
    说明:  100个vhdl例子,对初学者很有用,可以用MAX+PLUS 2来编译仿真的(100 vhdl example, useful for beginners, you can use the MAX+ PLUS 2 to compile the simulation)
    2010-05-02 10:01:58下载
    积分:1
  • 2003101190493221
    还好用,大家一起来看下,不错的图书管理软件啊 ,呵呵(Fortunately with, everyone look, the good library management software, ah, huh, huh)
    2010-09-14 13:08:40下载
    积分:1
  • 实现大型LED屏显示的CPLD程序,对FPGA学习很有帮助
    实现大型LED屏显示的CPLD程序,对FPGA学习很有帮助-To achieve large-scale LED screen display of the CPLD program, very helpful for learning FPGA
    2022-12-04 07:00:04下载
    积分:1
  • 696516资源总数
  • 106478会员总数
  • 6今日下载