登录
首页 » VHDL » dp_xiliux 的 CPLD Verilog设计实验,流水灯演示.代码测试通过.

dp_xiliux 的 CPLD Verilog设计实验,流水灯演示.代码测试通过.

于 2023-08-11 发布 文件大小:41.09 kB
0 111
下载积分: 2 下载次数: 1

代码说明:

dp_xiliux 的 CPLD Verilog设计实验,流水灯演示.代码测试通过. -dp_xiliux the CPLD Verilog design experiments, water lamp demonstration. code test.

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • VerilogHDL
    本书简要介绍了Verilog硬件描述语言的基础知识,包括语言的基本内容和基本结构 ,以及利用该语言在各种层次上对数字系统的建模方法。书中列举了大量实例,帮助读者掌握语言本身和建模方法,对实际数字系统设计也很有帮助。本书是Verilog HDL的初级读本,适用于作为计算机、电子、电气及自控等专业相关课程的教材,也可供有关的科研人员作为参考书。(This book briefly introduces the Verilog hardware description language basics, including basic elements of language and basic structure, and the use of the language at various levels on the digital system modeling. The book lists a large number of examples to help readers master the language itself and the modeling of the actual digital system design is also helpful. Verilog HDL book is a primer for a computer, electronic, electrical and automatic control and other specialized courses related to materials, but also for the researchers as a reference.)
    2010-05-11 19:54:29下载
    积分:1
  • i2c-configure-SAA7113
    i2c配置SAA7113,非常有用的程序,做视频采集类必看(i2c configure SAA7113)
    2013-12-25 16:37:37下载
    积分:1
  • ADI_HDMI
    从FPGA输出到HDMI Tx的verilog 模块。实现完整HDMI图像输出功能。(FPGA output to HDMI Tx module in verilog)
    2020-12-17 11:09:12下载
    积分:1
  • RISC
    RISC-DSP组合处理器设计优化[1].-RISC-DSP processor design portfolio optimization [1].
    2022-05-20 00:30:12下载
    积分:1
  • ofdm
    这是OFDM调制matlab的程序,中间详细描述了调制的过程,希望对大家有用。(This is the OFDM modulation matlab procedures, a detailed description of the intermediate modulation process, I hope useful.)
    2013-09-26 16:20:42下载
    积分:1
  • 061110061
    在quartus平台下使用verilog语言编程实现简单的单流水线CPU,可以执行16条基本指令(Quartus platform in the verilog language programming using a simple single-line CPU, can perform 16 basic instructions)
    2010-05-21 20:01:16下载
    积分:1
  • Can be directly downloaded to the chip used in the complete UART with FIFO proce...
    可以直接下载到芯片用的带有FIFO的完全UART程序,vhdl语言编写。-Can be directly downloaded to the chip used in the complete UART with FIFO procedures, vhdl language.
    2022-05-23 23:16:30下载
    积分:1
  • 32bit_add_exercise
    32位全加器,另有一个采用流水线的版本,是基于verilog语言的,很实用,希望对大家有所帮助(32-bit full adder, while a pipelined version,code is based on verilog language, it is practical, we hope to help)
    2016-07-19 14:31:17下载
    积分:1
  • 一个简单的移位寄存器。VHDL语言的,或许会对你有所帮助!
    一个简单的移位寄存器。VHDL语言的,或许会对你有所帮助!-A simple shift register. VHDL language, and perhaps will help you!
    2023-07-05 13:15:03下载
    积分:1
  • LM
    用于生成adams或recurdyn所需的路面不平度,用于悬架或其他的仿真(Adams or recurdyn used to generate the required road roughness for suspension or other simulation)
    2013-10-15 17:38:48下载
    积分:1
  • 696516资源总数
  • 106459会员总数
  • 0今日下载