登录
首页 » VHDL » dp_xiliux 的 CPLD Verilog设计实验,流水灯演示.代码测试通过.

dp_xiliux 的 CPLD Verilog设计实验,流水灯演示.代码测试通过.

于 2023-08-11 发布 文件大小:41.09 kB
0 119
下载积分: 2 下载次数: 1

代码说明:

dp_xiliux 的 CPLD Verilog设计实验,流水灯演示.代码测试通过. -dp_xiliux the CPLD Verilog design experiments, water lamp demonstration. code test.

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • part1
    Altera DE2 开发板试验2 第1部分VHDL答案(Altera DE2 Lab2 part1 VHDL answer)
    2011-11-17 19:02:19下载
    积分:1
  • ecc
    说明:  This paper analyzes the cryptography scheme of the Trust Platform Model(TPM). The focus of the discussion would be the comparison of elliptic curve cryptography and the nowadays widely used 2048-bit RSA in evaluating which would be better suited to be used on TPM. A TPM implementation scheme based on ECC is proposed, which includes encryption and decryption schemes, signature and verification scheme, key agreement scheme. Corresponding examples of TPM commands would also be given.
    2019-06-13 14:53:45下载
    积分:1
  • 用可编程逻辑器件实现PWM波形即PWM波形发生器
    用可编程逻辑器件实现PWM波形即PWM波形发生器-Using programmable logic devices that realize PWM waveform PWM Waveform Generator
    2022-07-21 11:20:43下载
    积分:1
  • FIRVerilogHDL
    it is a fir filter program VerilogHDL.(it is a filter program VerilogHDL fir.)
    2007-04-12 22:21:26下载
    积分:1
  • PCI arbitor VHDL
    PCI Arbitor by VHDL -PCI Arbitor by VHDL
    2022-03-18 15:09:07下载
    积分:1
  • 2路视频光端机的,VHDL源码,使用全FPGA芯片的硬件,内建成帧、时钟、SERDES...
    2路视频光端机的,VHDL源码,使用全FPGA芯片的硬件,内建成帧、时钟、SERDES-2-way video PDH" s, VHDL source code, use the whole FPGA chip hardware, built-in framing, clock, SERDES
    2022-07-17 15:40:45下载
    积分:1
  • dianzhen
    基于FPGA的16*16点阵中文LED显示,另带有几个简单的中文汉字的点阵数据。(FPGA-based 16* 16 dot matrix Chinese LED display, and the other with a few simple lattice data Chinese characters.)
    2014-05-30 21:47:37下载
    积分:1
  • Acoustic-Fingerprinting-master
    说明:  acousting fingerprint enhancement
    2019-06-03 21:23:50下载
    积分:1
  • USB1.1 IP核心控制设备,用硬件描述语言…
    usb1.1的设备控制器IP核,是用verilog硬件描述语言写的-USB1.1 IP core for device control, written with hardware describing language of Verilog.
    2022-01-30 21:54:55下载
    积分:1
  • DDS
    DDS的VHDL源代码,是数字QPSK调制解调中的重要组成部分。(DDS of the VHDL source code, the number of QPSK modulation and demodulation is an important part.)
    2007-12-11 16:26:33下载
    积分:1
  • 696516资源总数
  • 106783会员总数
  • 25今日下载