登录
首页 » Verilog » DE2115串口收发源码

DE2115串口收发源码

于 2023-08-21 发布 文件大小:3.40 MB
0 37
下载积分: 2 下载次数: 1

代码说明:

利用DE2115开发板进行串口通信,完成串口的发送,将板子上的滑动按键的状态通过串口传至上位机,并且在LED上显示。

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • 101序列检测器
    2022-01-27 21:51:40下载
    积分:1
  • LM75A
    FPGA读取LM75A温度数据,并在段码LED上实时显示。(The temperature data of LM75A are read by FPGA and displayed on segment code LED in real time)
    2021-03-29 11:19:10下载
    积分:1
  • zhitouzi
    原创。掷骰子游戏,VHDL,quartus,北京邮电大学数电实验,实现随机掷骰子游戏,在数码管显示点数,点阵显示输赢,有开机动画以及开机音乐,可实现多人游戏等(games, VHDL, quartus,experiments of BUPT, pure originality,random game, in the digital display dots, dot matrix display winning or losing, there are boot animation and boot music, multiplayer gaming can be achieved)
    2020-12-24 20:49:04下载
    积分:1
  • softdemodulation-of-8psk
    讲述软解调很不错的一片文档,主要阐述的是8PSK的软解调FPGA实现,但对8PSK的软解调原理阐述很清楚,没有多余的东西,但需要注意其中各个调制符号点得顺序。(About soft demodulation of a document is very good, mainly on the soft 8PSK demodulation FPGA, but soft 8PSK demodulation principle describes very clearly, no extra stuff, but need to pay attention to the point where each modulation symbol was in order.)
    2014-06-03 14:12:05下载
    积分:1
  • myTurbo_test
    Turbo编码的FPGA实现,采用了(7,5)RSC编码和循环移位交织,帧长度128bit(The FPGA implementation of Turbo coding adopts (7, 5) RSC coding and cyclic shift interleaving, and the frame length is 128bit.)
    2018-04-17 17:29:33下载
    积分:1
  • spi_interface
    说明:  spi通用串行总线,4线控制,可读写操作(SPI universal serial bus, 4-wire control, readable and writable operation)
    2019-04-29 12:37:55下载
    积分:1
  • 基于FPGA的Turbo译码算法的实现
    此代码是Turbo码译码算法中的Max-Log-MAP译码算法。
    2022-03-03 00:40:04下载
    积分:1
  • mig_v7_4
    说明:  针对XILINX 7系列FPGA 中MTG的驱动代码,代码的接口部分主要分为两个部分,一是控制DDR的DMA大小,选择读写,每次DMA的起始地址;二数据部分为AXIS。 已经在多个工程中使用。(For the driver code of MTG in XILINX 7 series FPGA, the interface part of the code is mainly divided into two parts, one is to control the DMA size of DDR, select read and write, the starting address of each DMA; the second data part is AXIS. It has been used in multiple projects.)
    2020-05-09 16:05:17下载
    积分:1
  • AD9250 204b Verilog源码
    说明:  AD9250是一款双通道14位ADC,最高采样速率250 MSPS,JESD204B Subclass 0或Subclass 1编码串行数字输出(The ad9250 is a dual channel 14 bit ADC with a maximum sampling rate of 250 MSPs and jesd204b sub class 0 or sub class 1 coded serial digital output)
    2021-04-14 11:01:55下载
    积分:1
  • lmf
    在ISE下,FPGA产生线性调频信号,并且产生信号的参数可调(In ISE, the FPGA generates a linear frequency modulation signal, and the parameters of the signal are adjustable.)
    2018-03-29 15:31:15下载
    积分:1
  • 696524资源总数
  • 103886会员总数
  • 81今日下载