-
Fun little FPGA that plays a portion of Habanera
Fun little FPGA that plays a portion of Habanera
- 2022-03-20 13:10:02下载
- 积分：1
-
Cmos 全加法器使用绝热逻辑
绝热电路都是使用"可逆逻辑"的低功耗电路以节省能源。与传统的CMOS电路，在开关过程中消耗能量，不同绝热电路试图节约费用由以下两个关键的规则：
永远不会打开一个晶体管时电压源之间
- 2023-04-29 04:00:02下载
- 积分：1
-
lcd1602
艾米电子的液晶1602的Verilog语言程序
(Amy e-LCD 1602 of the Verilog language program)
- 2010-10-26 11:20:49下载
- 积分：1
-
based-on-fpga
基于fpga的电子血压计。pdf文档，好用，内容清楚简单，转载而来(Electronic sphygmomanometer based on fpga)
- 2013-12-05 10:57:22下载
- 积分：1
-
VHDL实现的读取和写入SDRAM的程序代码，学习的人可以参考下
VHDL实现的读取和写入SDRAM的程序代码，学习的人可以参考下-VHDL implementation SDRAM read and write program code, can refer to the following study
- 2023-03-19 17:05:04下载
- 积分：1
-
DDR-SDRAM-Controller
DDR SDRAM控制器verilog代码及中文说明文档(DDR SDRAM Controller Using Virtex-5 FPGA Devices)
- 2016-01-20 13:58:46下载
- 积分：1
-
8aqm-string-and-convert-vhdl-program
8aqm调制串并转（1:3）换部分vhdl程序(8aqm string and convert vhdl program)
- 2011-01-20 18:31:26下载
- 积分：1
-
本设计是针对LEON3 Altera Nios II startix2
This leon3 design is tailored to the Altera NiosII Startix2
Development board, with 16-bit DDR SDRAM and 2 Mbyte of SSRAM.
As of this time, the DDR interface only works up to 120 MHz.
At 130, DDR data can be read but not written.
NOTE: the test bench cannot be simulated with DDR enabled
because the Altera pads do not have the correct delay models.
* How to program the flash prom with a FPGA programming file
1. Create a hex file of the programming file with Quartus.
2. Convert it to srecord and adjust the load address:
objcopy --adjust-vma=0x800000 output_file.hexout -O srec fpga.srec
3. Program the flash memory using grmon:
flash erase 0x800000 0xb00000
flash load fpga.srec-This leon3 design is tailored to the Altera NiosII Startix2
Development board, with 16-bit DDR SDRAM and 2 Mbyte of SSRAM.
As of this time, the DDR interface only works up to 120 MHz.
At 130, DDR data can be read but not written.
NOTE: the
- 2022-05-18 19:00:04下载
- 积分：1
-
32bit_add_exercise
32位全加器，另有一个采用流水线的版本，是基于verilog语言的，很实用，希望对大家有所帮助(32-bit full adder, while a pipelined version，code is based on verilog language, it is practical, we hope to help)
- 2016-07-19 14:31:17下载
- 积分：1
-
它执行浮点运算单元
it performs the floating point arithmetic unit
- 2022-08-09 12:14:10下载
- 积分：1
