-
CPU_Project_board
CPU 5级流水线实现（加hazard处理与板级验证，板级验证带有按键消抖）(5-stage pipelined CPU (plus hazard dealing with board-level verification, board-level verification with key debounce))
- 2020-12-03 09:29:25下载
- 积分：1
-
fpga_dk_ps2_vga
ps2 vga interface in vhdl code
- 2011-11-08 11:09:35下载
- 积分：1
-
基于FPGA的交通灯的设计 有Verilog HDL 源码、仿真图与引脚配置图，已下载实现...
基于FPGA的交通灯的设计 有Verilog HDL 源码、仿真图与引脚配置图，已下载实现
-FPGA-based design of traffic lights have Verilog HDL source code, simulation map with pin configuration map has been downloaded realize
- 2022-06-27 19:08:32下载
- 积分：1
-
xilinx_usb_drivers_win10_x64
说明： win10的xilinx usb驱动，较新版本(Xilinx USB driver for win10, newer version)
- 2021-03-11 17:09:26下载
- 积分：1
-
led
基于fpga的led点阵控制系统软件程序设计(Led dot matrix control system based on fpga software program design)
- 2013-01-14 11:50:35下载
- 积分：1
-
FIR
FIR滤波器的VHDL源代码及测试文件，已通过编译仿真，绝对正确。(FIR filter VHDL source code and test files, has passed the compiled simulation, absolutely correct.)
- 2021-04-15 11:08:54下载
- 积分：1
-
层合板刚度
层合板的刚度的计算和验算，包括拉伸刚度A、弯曲刚度D以及耦合刚度B。
首先要给定层合板的各个参数，具体有：层合板的层数N；各单层的弹性常数E1、E2、 、G12；各单层对应的厚度；各单层对应的主方向夹角 。(The stiffness of laminated plates is calculated and checked, including tensile stiffness, A, flexural stiffness, D and coupling stiffness B. First of all, it is necessary to give the parameters of laminated plates, such as the number of plies N, the elastic constants of each layer, E1, E2, and G12, the thickness of each monolayer, and the angle of the main direction corresponding to each single layer.)
- 2021-01-18 09:28:43下载
- 积分：1
-
99记数VHDL的源程序,综合实验指导书上的,可以用的 大家下载哦...
0-99记数VHDL的源程序,综合实验指导书上的,可以用的 大家下载哦 -0-99 notation VHDL source, comprehensive guide book on the experiment can be used by everyone to download Oh
- 2022-03-28 11:04:09下载
- 积分：1
-
60进制减法
相比较 代码效率高
可以进行级联
60进制减法
相比较 代码效率高
可以进行级联-60 compared to 229 subtraction efficient code can be concatenated
- 2022-01-25 18:25:04下载
- 积分：1
-
ExpectedBoardDetails1.txt
Use full for knowing board details while making projects on FPGA and matlab simulations
- 2013-11-20 17:47:58下载
- 积分：1
