-
Clutter-Filtering-
。给出了时域滤波的基本原理以及通常采用的
IIR 椭圆地物杂波滤波器的设计方法。重点研究了回归滤波器这一时域滤波算
法。从正交多项式的拟合出发,给出了回归滤波器抑制地物杂波的基本原理及
其滤波实现过程。通过对回归滤波器的计算复杂度的研究,寻找使回归滤波器
计算量最小的正交多项式。分析了回归滤波器频率响应特性,比较了回归滤波
器与IIR 椭圆地物杂波滤波器的计算复杂度。利用仿真的雷达信号,分析了回
归滤波器的地物杂波抑制性能。回归滤波器实际上是一高通滤波器,它在滤掉
低频地物杂波的同时,对落在滤波器阻带内的天气回波信号同样会造成衰减。
在天气回波信号谱宽固定的情况下,通过改变天气回波信号的平均多普勒频率,
分析了回归滤波器对它的衰减情况。在基于一组实际采集的雷达信号的基础上,
给出了回归滤波器的地物杂波抑制比随着滤波器阶数的变化情况。(Firstly, this dissertation introduces the research background and significance of
ground clutter suppression, analyzes the characteristics of the ground clutter and
weather signals in the Doppler weather radars and simulates Doppler radar echo
signals (It includes ground clutter, weather echo signals and the mixture of them).
The simulated signals are used later to study the time and frequency domain ground
clutter suppression.
Secondly, this dissertation talks about the time domain filtering, gives the basic
theory of time domain filtering and describes the design method of the usually used
fifth-order elliptic infinite impulse response (IIR) ground clutter filter. In the time
domain, the work focuses on the regression filter. From the orthogonal polynomials
fit, this dissertation gives the basic theory of the regression filter for ground clutter
suppression and the filtering process using a regression filter. Through the study of
the computational complexity of regression)
- 2012-07-09 22:12:11下载
- 积分:1
-
PWM
自己编写的verilog语言 PWM实现的一种方法希望有用(verilog PWM)
- 2015-04-05 18:23:37下载
- 积分:1
-
i2c-configure-SAA7113
i2c配置SAA7113,非常有用的程序,做视频采集类必看(i2c configure SAA7113)
- 2013-12-25 16:37:37下载
- 积分:1
-
680605rece_7E
hdlc协议的相关程序,用verilog语言编写,供大家交流学习(hdlc protocol procedures using Verilog language for the exchange of learning)
- 2013-01-18 00:53:58下载
- 积分:1
-
Huffman
用VHDL编写的huffman编码的源程序(With the VHDL source code written in huffman coding)
- 2010-06-08 14:58:32下载
- 积分:1
-
fpga实现ps2控制键盘
本实验是利用Verilog来驱动PS2,读取键盘的字母,并在lCD上显示。 本代码中只设置对键盘的字母进行检测,而对其他的没有检测。
- 2022-08-11 18:12:33下载
- 积分:1
-
phase_test
VHDL,简易音频数字相位表的设计与实现 数字相位测量仪在工业领域中经常用到的一般测量工具,主要应用与同频率正弦信号间的相位差的测量显示。
本系统采用FPGA实现测量的核心部分,主要由数字鉴相、累加计数器、控制器以及寄存与显示译码电路组成。该系统硬件电路简单,整个系统采用硬件描述语言VHDL作为系统内部硬件结构的描述手段,在XILINX公司的ISE9.1的软件支持下完成。可以对20Hz~20kHz频率范围内的音频信号进行采样鉴相处理,并将数据传回FPGA进行相位差计数累加、测量运算,最后送显示译码电路显示,测相范围为 ,相位测量误差 < 。
经测试结果验证,本系统充分利用FPGA对数据的高速处理能力,是系统设计高效、可靠,处理速度快,稳定性高,易于实现。
(VHDL, simple audio digital phase Table Design and Implementation of the digital phase meter general measurement tools are often used in the industrial field, the measurement of the phase difference between the main application with the same frequency sinusoidal signal. The system uses the FPGA implementation of the core part of the measurement, mainly by the digital phase, cumulative counter, the decoding circuit of the controller as well as storage and display. The system hardware circuit is simple, and the entire system using hardware description language VHDL system means a description of the internal hardware structure, completed in the XILINX company ISE9.1 software support. The audio signal in the frequency range of 20Hz ~ 20kHz sampling KAM-phase process, and the data returned FPGA retardation counted accumulation measuring operation, and finally sent to the decoding circuit, the scope of the measurement phase, the phase measurement error < . The test results verify the full u)
- 2012-09-24 10:11:57下载
- 积分:1
-
夏宇闻-Verilog数字逻辑设计教程
说明: 引入了Verilog HDL硬件描述语言介绍了信号处理与硬线逻辑设计的关系,以及有关的基本概念。(In this paper, Verilog HDL hardware description language is introduced to introduce the relationship between signal processing and hardware logic design, as well as the related basic concepts.)
- 2019-10-28 13:11:12下载
- 积分:1
-
ram_dp_sr_sw[1]
dual port ram control (dual port ram control dual port ram control dual port ram control)
- 2011-06-07 10:47:03下载
- 积分:1
-
24小时计时时钟
说明: 实现24小时计时,因为位数不够,这里是12进位,可自行调整进位数(Realize 24-hour timing, because the number of digits is not enough, here is 12 carry, you can adjust the carry number by yourself.)
- 2020-06-23 19:40:01下载
- 积分:1