登录
首页 » VHDL » murata ads 2011 model

murata ads 2011 model

于 2023-09-10 发布 文件大小:1.88 MB
0 824
下载积分: 2 下载次数: 1

代码说明:

ADS是安捷伦科技公司的EDA软件这个库的等效电路数据使用ADS2011,后来只。(请参阅ADS2009U1有关图书馆的信息和更早版本)

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • DDR (double rate) SDRAM controller reference design Verilog code, can be directl...
    DDR(双速率)SDRAM控制器参考设计verilog代码,可以直接用的,很好的-DDR (double rate) SDRAM controller reference design Verilog code, can be directly used, very good
    2022-11-05 09:15:03下载
    积分:1
  • USB_Serial1
    实现basys3板子的串口通信,内容非常纤细,还带有数码管显示(Realization of serial communication of basys3 board)
    2021-03-26 17:19:13下载
    积分:1
  • VHDL写的串口,很好用,程序非常简单,可以调试用
    VHDL写的串口,很好用,程序非常简单,可以调试用-Written in VHDL serial, very good, and the procedure is very simple, you can debug with
    2022-08-08 18:58:10下载
    积分:1
  • PWM
    用Verilog实现的脉冲宽度调制程序,在quartus平台上测试成功。(Using Verilog implementation of pulse width modulation, in quartus platform test successfully.)
    2017-08-09 16:46:13下载
    积分:1
  • dividefrequency
    如何用VHDL语言对时钟进行分频以达到计数目的(how to achive counting by VHDL Language)
    2009-02-13 15:45:38下载
    积分:1
  • 总结设计中的重点及注意的地方,常出现错误的地方等。
    总结设计中的重点及注意的地方,常出现错误的地方等。-Summarize the design of the focus and attention of local, often the wrong place and so on.
    2022-08-24 04:12:36下载
    积分:1
  • PID
    说明:  利用Verilog语言实现PID增量式控制,输出占空比(Using Verilog language to realize PID incremental control and output duty cycle)
    2020-04-24 10:06:59下载
    积分:1
  • Array-multiplier
    Array muiltiplier verilog code.. 4 bit two inputs with 8 bit outputs
    2015-02-21 12:59:12下载
    积分:1
  • these files are written in verilog but i am uploading in text format
    these files are written in verilog but i am uploading in text format
    2022-02-06 16:09:07下载
    积分:1
  • tlc5615
    TLC5615串行DA的驱动接口,采用verilog编程(TLC5615 driver DA serial interface using verilog programming)
    2009-04-27 11:59:22下载
    积分:1
  • 696518资源总数
  • 105721会员总数
  • 0今日下载