登录
首页 » Others » ADI芯片封装

ADI芯片封装

于 2020-12-08 发布
0 230
下载积分: 1 下载次数: 1

代码说明:

ADI公司器件PCB封装库和原理图库。该ADI公司芯片封装库,为AltuimDesigner版的,同时支持3D模型显示。

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • MFC使用onvif协议
    使用Onvif控制onvif摄像机,集成到了mfc项目中,可以适应多网卡。GSOnvifOperator 是封装的dll库,GSOnvifOperatorDemo是调用库的例子,GSOnvif是未封装库的调用例子。
    2020-11-30下载
    积分:1
  • Modbus协议中文版完整版清晰版.rar
    【实例简介】Modbus协议中文版完整版清晰版,Modbus协议中文版完整版清晰版,Modbus协议中文版完整版清晰版,Modbus协议中文版完整版清晰版
    2021-12-02 00:42:13下载
    积分:1
  • 三相桥式有源逆变仿真
    三相有源逆变仿真 matlab仿真simulink仿真实验
    2020-12-05下载
    积分:1
  • MIPI Alliance Specification for D-PHY
    MIPI Alliance Specification for D-PHY Version 1.00.00 – 14 May 2009配合“MIPI Alliance Specification for Camera Serial Interface 2 (CSI-2)“ 一起看。http://download.csdn.net/detail/micro_st/4242724Version1.00.0014-May-2009MIPI Alliance Specification for D-PHY2 The material contained herein is not a license, either expressly or impliedly, to any IPR owned or3 controlled by any of the authors or developers of this material or MIPl. The material contained herein is4 provided on an"as iS basis and to the maximum extent permitted by applicable law, this material is5 provided AS IS AND WITH ALL FAULTS, and the authors and developers of this material and MIP6 hereby disclaim all other warranties and conditions, either express, implied or statutory, including, but not7 limited to, any (ifany)inplied warranties, duties or conditions of merchantability, of fitness for a8 particular purpose, of accuracy or completeness of responses, of results, of workmanlike effort, of lack of9 viruses, and of lack of negligence10 All materials contained herein are protected by copyright laws, and may not be reproduced, republisheddistributed, transmitted, displayed, broadcast or otherwise exploited in any manner without the express12 prior written permission of MIPI Alliance. MIPl, MIPI Alliance and the dotted rainbow arch and all related3 trademarks, tradenames, and other intellectual property are the exclusive property of MIPI Alliance and14 cannot be used without its express prior written permission15 ALSO, THERE IS NO WARRANTY OF CONDITION OF TITLE, QUIET ENJOYMENT, QUIET16 POSSESSION. CORRESPONDENCE TO DESCRIPTION OR NON-INFRINGEMENT WITH17 REGARD TO THIS MATERIAL OR THE CONTENTS OF THIS DOCUMENT.IN NO EVENT WILLI8 ANY AUTHOR OR DEVELOPER OF THIS MATERIAL OR THE CONTENTS OF THIS DOCUMENT9 OR MIPI BE LIABLE TO ANY OTHER PARTY FOR THE COST OF PROCURING SUBSTITUTE20 GOODS OR SERVICES. LOST PROFITS. LOSS OF USE. LOSS OF DATA OR ANY INCIDENTAL.21 CONSEQUENTIAL, DIRECT, INDIRECT, OR SPECIAL DAMAGES WHETHER UNDER22 CONTRACT TORT WARRANTY OR OTHERWISE ARISING IN ANY WAY OUT OF THIS OR23 ANY OTHER AGREEMENT SPECIFICATION OR DOCUMENT RELATING TO THIS MATERIAL24 WHETHER OR NOT SUCH PARTY HAD ADVANCE NOTICE OF THE POSSIBILITY OF SUCH25 DAMAGES26 Without limiting the generality of this Disclaimer stated above, the user of the contents of this Document is27 further notified that MIPI: (a)does not evaluate, test or verify the accuracy, soundness or credibility of the28 contents of this Document;(b)does not monitor or enforce compliance with the contents of this Document29 and (c)does not certify, test, or in any manner investigate products or services or any claims of compliance30 with the contents of this Document. The use or implementation of the contents of this Document may31 involve or require the use of intellectual property rights ("IPR")including(but not limited to) patents32 patent applications, or copyrights owned by one or more parties, whether or not Members of MIPIMIPI33 does not make any search or investigation for IPR, nor does miPi require or request the disclosure of any34 IPR or claims of IPR as respects the contents of this document or otherwise35 Questions pertaining to this document, or the terms or conditions of its provision, should be addressed36 MIPI Alliance. Inc37 c/o IEEE-ISTO38 445 Hoes lane39 Piscataway, NJ0885440 Alin: Board SecretaryCopyright C 2007-2009 MIPl Alliance, Inc. All rights reservedMIPI Alliance Member ConfidentialVersion1.00.0014-May-2009MIPI Alliance Specification for D-PHY42 Contents43 Draft Version 1.00.00-14 May 2009441 Overview1451.2 Purpose.…..,.,.,,.,..472 Terminology…2.1 Definitions162.2 Abbreviations…172.3 Acronyms51 3 D-PHY Introduction523.1 Summary of Phy functionality533.2 Mandatory Functionality················2054 4 Architecture21554.1 Lane modules…564.2 Master and slave2254.3 High Frequency Clock Generation22584.4 Clock lane data lanes and the phy-Protocol interface.224.5 Selectable Lane Options·;····················234.6 Lane Module Types4.6.1 Unidirectional Data Lane…264.6.2 Bi-directional data lanes26634.6.3 Clock lane.274.7 Configurations….7654.7.1 Unidirectional Configurations............664.7.2Bi-Dal Half-Duplex Configurations674.7.3 Mixed Data Lane configurations32Copyright C 2007-2009 MIPl Alliance, Inc. All rights reservedMIPI Alliance Member Confidential111Ⅴ ersion1.00.0014-May-2009MIPI Alliance Specification for D-PHY695.1Transmission Data Structure,………………………∴335.1.1Data unitsa勹5.1.2 Bit order Serialization and De-Serialization33725.1.3 Encoding and decoding735.1.4 Data Buffering,33745.2 Lane States and Line levels755.3 Operating Modes: Control, High-Speed, and Escape5. 4 High-Speed Data Transmission··········;·5. 41 Burst payload data785.4.2 Start-of-Transmission795.4.3End-of-transmission805.4.4 HS Data Transmission burst.365.5 Bi-directional data Lane turnaround5.6 Escape Mode41835.6.1Remote triggers42845.6.2 Low-Power data Transmission43855.6.3 Ultra-Low Power State865.6.4 Escape Mode State Machine43875.7 High-Speed Clock Transmission885. 8 Clock lane Ultra-Low Power State50959 Global Operation Timing Parameters.……5.10 System Power States56915.11 Initialization56925.12 Calibration5.13 Global Operation Flow Diagram57945.14 Data Rate Dependent Parameters(informative)955. 14.1 Parameters Containing Only UI values965. 14.2 Parameters Containing Time and Ul values59Copyright C 2007-2009 MIPl Alliance, Inc. All rights reservedMIPI Alliance Member ConfidentialVersion1.00.0014-May-2009MIPI Alliance Specification for D-PHY5.14.3 Parameters Containing Only Time Values…………5.14.4 Parameters Containing Only Time Values That Are Not Data Rate Dependent6 Fault detection611006.1 Contention detection1016.2 Sequence Error Detection.……611026.2.1 SoT Error621036.2.2 SOT Sync Error1046.2.3 EoT Sync Error1056.2. 4 Escape Mode Entry Command error.1066.2.5 LP Transmission Sync error621076.2.6 False Control error1086.3 Protocol Watchdog Timers(informative)62l096.3.1 HS RX Timeout6.3.2HS TX Timeout………………·················+···:··:·················∴62l116.3.3Escape mode timeout62l126.3. 4 Escape Mode Silence Timeout6.3.5 Turnaround errors114 7 Interconnect and Lane Configuration.641157.1 Lane configuration1167.2 Boundary Conditions.....…647.3 Definitions………64l187.4S- parameter Specifications………….651197.5 Characterization Conditions207.6 nterconnect Specifications………1217.6.1 Differential characteristics1227. 6.2 Common-mode characteristics671237.6.3 Intra-Lane Cross-Coupling1247. 6. 4 Mode-Conversion limitsCopyright C 2007-2009 MIPl Alliance, Inc. All rights reservedMIPI Alliance Member ConfidentialVersion1.00.0014-May-2009MIPI Alliance Specification for D-PHY1257.6.5 Inter-Lane Cross-Coupling671267. 6.6 Inter-Lane static skew1277.7 Driver and receiver Characteristics1287.7.1 Differential Characteristics1297. 7.2 Common-Mode characteristics1307.7.3 Mode-Conversion Limits1317.7.4 Inter-Lane Matching132 8 Electrical Characterislics701338.1 Driver characteristics1348.1.1 High-Speed Transmitter1358.1.2 Low-Power Transmitter1368.2 Receiver Characteristic·…············…·······…8301378.2.1 High-Speed Receiver801388.2.2Low- Power receiver.................….….821398.3 Line contention detection1408.4 Input Characteristics8441 9 High-Speed Data-Clock Timing1429.1 High-Speed Clock Timing861439.2 Forward High-Speed Data Transmission Timing871449.2.1 Data-Clock Timing Specifications1459.3 Reverse High-Speed Data Transmission Timing89146 10 Regulatory Requirements91147 Annex A Logical PHY-Protocol Inter face Description(informative)92148A 1 Signal Description149A 2 High-Speed Transmit from the Master Side150A3 High-Speed receive at the slave Sidel00151A 4 High-Speed Transmit from the Slave side152A.5 High-Speed Receive at the Master SideIOICopyright C 2007-2009 MIPl Alliance, Inc. All rights reservedMIPI Alliance Member ConfidentialVersion1.00.0014-May-2009MIPI Alliance Specification for D-PHY153A6 Low-Power Data Transmission102154A7 Low-Power Data Reception.103155A 8 Turn-around156 Annex B Interconnect Design Guidelines (informative)105157B. 1 Practical distances105158B 2 RF Frequency Bands: Interference.105B3 Transmission Line design160B4 Reference Layer.106161B 5 Printed-Circuit board106162B6 Flex-foils106163B 7 Series resistance106164B 8 Connectors106165 Annex C 8b9b Line Coding for D-PHY(normative)107166C 1 Line Coding Features...·············108167C.1.1Enabled Features for the Protocol108l68C 1. 2 Enabled Features for the Phy108169C2 Coding scheme170C 2.1 8b9b Coding Properties.....108171C 2.2 Data Codes: Basic Code Set……….109C.2.3 Comma Codes: Unique Exception Codes110173C 2.4 Control Codes: Regular Exception Codes…10174C.2.5 Complete Coding Scheme………175C 3 Operation with the D-PhY…11117yload: Data and Control177C.3.2 Details for Hs transmission………112178C.3.3 Details for LP Transmissionl12179C 4 Error Signal180C5 Extended PplCopyright C 2007-2009 MIPl Alliance, Inc. All rights reservedMIPI Alliance Member ConfidentialⅤ ersion1.00.0014-May-2009MIPI Alliance Specification for D-PHYl81C.6 Complete Code Set.….….l15182Copyright C 2007-2009 MIPl Alliance, Inc. All rights reservedMIPI Alliance Member Confidentialv111Version1.00.0014-May-2009MIPI Alliance Specification for D-PHYl83Figures184 Figure 1 Universal Lane Module functions21185 Figure2 Two Data Lane PHY Configuration.…………23186 Figure 3 Option Selection Flow Graph4187 Figure 4 Universal Lane Module Architecture25188 Figure 5 Lane Symbol Macros and Symbols Legend189 Figure 6 All Possible Data Lane Types and a basic Unidirectional Clock lane190 Figure 7 Unidirectional Single Data Lane Configuration30191 Figure 8 Unidirectional Multiple Data Lane Configuration without LPDT∴.30192 Figure 9 Two Directions Using Two Independent Unidirectional PHYs without LPDT.........31193 Figure 10 Bidirectional Single Data Lane Configuration31194 Figure 1l Bi-directional Multiple Data Lane Configuration......32195 Figure 12 Mixed Type multiple data Lane Configuration32196 Figure 13 Line level34197 Figure 14 High-Speed Data Transmission in Bursts36198 Figure 15 TX and rX State Machines for High-Speed Data Transmission37Figure16 Turnaround Procedure.……39200 Figure 17 Turnaround State Machine40201 Figure 18 Trigger-Reset Command in Escape Mode202 Figure 19 Two Data Byte Low-Power Data Transmission Example203 Figure 20 Escape Mode State Machine204 Figure2 I Switching the Clock Lane between Clock Transmission and low- Power mode………….47205 Figure 22 High-Speed Clock Transmission State Machine49206 Figure 23 Clock Lane Ultra-Low Power State State Machine········+·+···+·4···207 Figure 24 Data Lane Module State Diagram57208 Figure 25 Clock Lane Module state diagram58209 Figure 26 Point-to-point InterconnectCopyright C 2007-2009 MIPl Alliance, Inc. All rights reservedMIPI Alliance Member Confidential
    2020-12-08下载
    积分:1
  • ESP8266-12E说明书
    esp8266-12E的说明书,PDF文档,其他地方不大容易找的。EsP-12E规格书目录1.产品概述21.1.特点1.2.主要参数………垂4由非垂·······:·2.接口定义……4573.外型与尺寸……4.功能描述41. MCU4.2.存储描述99994.3.晶振4.4.接口说明………………104.5.最大额定值4.6.建议工作环境……114.7.数字端口特征115.RF参数126.功耗……………137.倾斜升温……148.原理图…非垂非9.产品试用16深圳市安信可科技有限公司http://www.ai-thinker.comEsP-12E规格书1.产品概述ESP-12EWFⅰ模块是由安信可科技开发的,该模块核心处理器ESP8266在较小尺寸封装中集成了业界领先的 Tensilica l106超低功耗32位微型McU,带有16位精简模式,主频支持80MHz和160MHz,支持RTOS,集成Wi- FI MAC/BB/RF/ PA/LNA,板载天线。该模块攴持标准的IE802.11b/g/n协议,完整的τcPP协议栈。用户可以使用该模块为现有的设备添加联网功能,也可以构建独立的网络控制器ESP8266是高性能无线SOC,以最低成本提供最大实用性,为WⅰFi功能嵌入其他系统提供无限可能。射频MAC接口接收模拟接收匚寄存器」SPI射频CPU内核发射模拟发射心成帧器GPIO加速器12C锁相环H(co)12锁相环电源管理晶振偏置电路SRAM电源管理图1ESP8266EX结构图ESP8266EX是一个完整且自成体系的WF网络解决方案,能够独立运行,也可以作为从机搭载于其他主机McU运行。ESP8266EⅩ在搭载应用并作为设备中唯一的应用处理器时,能够直接从外接闪存中启动。内置的高速缓冲存储器有利于提高系统性能,并减少內存需求。另外一种情况是,ESP8266EX负责无线上网接入承担WiFi适配器的任务时,可以将其添加到任何基于微控制器的设计中,连接简单易行,只需通过SPI/SDO接口或I2 C/UART口即可。ESP8266EX强大的片上处理和存储能力,使其可通过GPIO口集成传感器及其他应用的特定设备,实现了最低前期的开发和运行中最少地占用系统资源。ESP8266EⅩ高度片内集成,包括天线开关 balerη、电源管理转换器,因此仅需极少的外部电路,且包括前端模组在內的整个解决方案在设计时将所占PCB空间降到最低。深圳市安信可科技有限公司http://www.ai-thinker.com2EsP-12E规格书有ESP8266EⅩ的系统表现出来的领先特征有:节能在睡眠/唤醒模式之间的快速切换、配合低功率操作的自适应无线电偏置、前端信号的处理功能、故障排除和无线电系统共存特性为消除蜂窝/蓝牙/DDR/ LVDS/LCD干扰。11.特点80211b/g/n·内置 Tensilica l106超低功耗32位微型McU,主频攴持80MHz和160MHz,支持RTOS·内置10bit高精度ADC内置TCPP协议栈内置TR开关、 balun、LNA、功率放大器和匹配网络内置PL、稳压器和电源管理组件,802.11b模式下+20dBm的输岀功率A-MPDU、A-MSDU的聚合和0.45的保护间隔WiFi@2.4GHz,支持 WPA/WPA2安全模式支持AT远程升级及云端OTA升级支持 STA/AP/STA+AP工作模式支持 Smart Config功能(包括 Android和iOs设备)HSPI、UART、I2C、I2S、 IR Remote Control、PWM、GPIo深度睡眠保持电流为10uA,关断电流小于5uA2ms之内唤醒、连接并传递数据包·待机状态消耗功率小于1.0mW(DTM3)工作温度范围:-40℃-125°C深圳市安信可科技有限公司http://www.ai-thinker.com3EsP-12E规格书12.主要参数表1介绍了该模组的主要参数。表1参数表类别参数说明无线标准80211b/g/n无线参数频率范围24GHz-25GHz(2400M24835M)数据接口UART/HSPL/I2C/I2S/Ir Remote ContorlGPIO/PWM工作电压30~36V(建议3.3V)工作电流平均值:80mA工作温度40°~125硬件参数存储温度常温封装大小16mm x 24mm x 3mm外部接口N/A无线网络模式station/softAP/SoftAP+station安全机制WPA/WPA2加密类型WEP/TKIP/AES升级固件本地串口烧录/云端升级/主机下载烧录支持客户自定义服务器软件开发软件参数提供SDK给客户二次开发Ipv4, Tcp/udp/Http/ftp网络协议AT+指令集,云端服务器, Android/iOS APP用户配置深圳市安信可科技有限公司http://www.ai-thinker.com4EsP-12E规格书2.接口定义ESP-12E共接出18个接口,表2是接口定义。图2ESP-12E管脚图. RXDEN(CH-PD..GPIOSGPIO16.a.. GPIO4ESP-12EGPIO14..D GPIOOGPIo12·。◆GPIo2GPIO13.aD GPIO15ESP 12E表2ESP-12E管脚功能定义序号Pin脚名称功能说明1RST复位模组ADOA/D转换结果。输入电压范围0~1V,取值范围:0~1024EN芯片使能端,高电平有效4IO16GPIO16;接到RST管脚时可做 deep sleep的唤醒5IO14GPIO14: HSPI CLKIO12GPIO 12, HSPI MISOIO13GPIO13 HSPI MOSI: UARTO CTSVCC33V供电CSO片选10MISO从机输出主机输入深圳市安信可科技有限公司http://www.ai-thinker.com5EsP-12E规格书109GPIo912IO10GBIO1013MOSI主机输出从机输入14SCLK时钟15GNDGND16IO15GPIO15: MTDO: HSPICS: UARTO RTS17102GPIo2: UART1 TXD18IOOGPIOO19IO4GPIO420IO5GPIO521RXDUARTO RXD: GPIO322TXDUARTO TXD: GPIO1表3引脚模式模式GPIO15GPIOG PIO2UART下载模式低低局Flash boot模式表4接收灵敏度参数最小小值典型值最大值单位输入频率24122484MHZ输入电阻输入反射-10dB72.2Mbps下,PA的输出功率141516d Bm深圳市安信可科技有限公司http://www.ai-thinker.com6EsP-12E规格书11b模式下,PA的输出功率17.518.519.5d Bm灵敏度DSSS, 1 Mbps98d BmCCK, 11 Mbps-91d Bm6 Mbps(1/2 BPSK93d Bm54 Mbps (3/4 64-QAM)75d BmHT20, MCS7(65 Mbps, 72.2 Mbps)72d Bm邻频抑制OFDM, 6 Mbps37dBOFDM, 54 Mbps21dHT20, MCSO37dBHT20. MCS7dB3.外型与尺寸ESP-12E贴片式模组的外观尺寸寸为16mm*24mm*3mm(如图3所示〉该模组采用的是容量为4MB,封装为SOP-210mi的 SPI Flash。模组使用的是3DBⅰ的PCB板载天线。深圳市安信可科技有限公司http://www.ai-thinker.comEsP-12E规格书图3ESP-12E模组外观CAr个ESP-12E5m2mt3mm图4ESP-12E模组尺寸平面面图表5ESP-12E模组尺寸对照表长宽PAD尺寸(底部)Pin脚间距16 mm24 mm3 mm0.9 mm x 1.7 mm 2 mm深圳市安信可科技有限公司http://www.ai-thinker.com8
    2020-12-04下载
    积分:1
  • 简单的二维装箱代码
    简单实现了二维装箱问题。不过仅仅是简单实现,排列7、8个矩形没问题,超过10个就要花N久了。。
    2020-12-01下载
    积分:1
  • 全国大学生数学建模竞赛优秀论文汇
    全国大学生数学建模竞赛优秀论文汇编收集了历年来的优秀获奖论文,对于数学建模爱好者尤其是准备参加数学建模竞赛的优秀选手有较高的参考价值,希望能对您添加一臂之力!!
    2020-11-06下载
    积分:1
  • SAR点目标成像仿真,包括回波信号模型的建立,非常完整,没有BUG
    SAR点目标成像仿真,包括回波信号模型的建立,非常完整,没有BUG
    2020-06-28下载
    积分:1
  • 超市管理系统 c# sql 及设计报告
    超市管理系统 c# sql 数据库设计 软件设计源码
    2020-11-29下载
    积分:1
  • zernike多项式代码
    matlab编写的zernike多项式拟合代码,由于干涉图像处理等波面拟合领域
    2020-12-09下载
    积分:1
  • 696518资源总数
  • 106222会员总数
  • 14今日下载