登录
首页 » VHDL » 计数器,vhdl,调试通过。

计数器,vhdl,调试通过。

于 2022-01-22 发布 文件大小:131.81 kB
0 117
下载积分: 2 下载次数: 1

代码说明:

COUNTER 用于xilinx硬件,里面已建工程,修改ucf即可。设计由3部分组成,计数器,100M分配时钟,顶层模块,其中顶层模块包括计数器和分频器。

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • VHDL example, there are nearly a hundred examples, can be carried out in quartur...
    VHDL实例,有近百个实例,都是可以在quarturs 上进行仿真的,大部分都可以通过,对初学者是一非常不错的-VHDL example, there are nearly a hundred examples, can be carried out in quarturs simulation, most of them can pass, for beginners is a very good
    2022-04-16 23:40:20下载
    积分:1
  • uart-for-fpga
    Simple UART for FPGA is UART (Universal Asynchronous Receiver & Transmitter) controller for serial communication with an FPGA. The UART controller was implemented using VHDL 93 and is applicable to any FPGA. Simple UART for FPGA requires: 1 start bit, 8 data bits, 1 stop bit! The UART controller was simulated and tested in hardware.
    2020-06-24 22:00:02下载
    积分:1
  • cpu微命令vhdl源代码
    cpu微命令vhdl源代码-cpu-order VHDL source code
    2022-12-11 18:20:03下载
    积分:1
  • Huffman_enc_dec
    Huffman encoder decoder verilog
    2021-03-21 00:49:17下载
    积分:1
  • cyc2_cii5v1
    这是1C6开发板上元件的具体资料。此开发板有掉电不丢失程序的功能,就是靠着几个芯片(development board components specific information. This development board is not lost restart procedures, it was relying on a few chips)
    2007-02-15 10:22:14下载
    积分:1
  • 标准SDR SDRAM控制器参考设计,Lattice提供的verilog源代码
    标准SDR SDRAM控制器参考设计,Lattice提供的verilog源代码-standard SDR SDRAM controller reference design, the Lattice Verilog source code
    2022-03-18 08:05:11下载
    积分:1
  • 基于FPGA芯片,在Nios II IDE软件的开发环境下写的NIos II 软核uart源代码!...
    基于FPGA芯片,在Nios II IDE软件的开发环境下写的NIos II 软核uart源代码!-Based on FPGA chip, the Nios II IDE software development environment written in NIos II soft-core uart source code!
    2022-03-12 11:39:10下载
    积分:1
  • 多进制数字频率调制(MFSK)系统VHDL程序
    多进制数字频率调制(MFSK)系统VHDL程序-Multi-band digital frequency modulation (MFSK) system VHDL procedures
    2022-04-13 12:32:15下载
    积分:1
  • fpga
    电子密码锁的相关程序,很好很耐用!但水平有限啊!!(Electronic combination lock procedures, )
    2010-12-20 21:51:05下载
    积分:1
  • QuartusII
    基于QuartusII环境下以模块化的形式做成的视频复合同步信号。-QuartusII-based environment to create the form of modular composite video sync signal.
    2022-03-03 23:44:07下载
    积分:1
  • 696518资源总数
  • 106164会员总数
  • 18今日下载