-
callback
说明： This is code of UVM CALLBACK function.
- 2020-06-24 15:40:02下载
- 积分：1
-
asynchronous reset state machine
异步复位状态机
-- State Machine with Asynchronous Reset
-- dowload from: www.fpga.com.cn & www.pld.com.cn
-asynchronous reset state machine-- State Machine with Asynchronou "s Reset-- dowload from : www.fpga.com.cn
- 2023-07-14 12:30:03下载
- 积分：1
-
用verilog语言写的串口通信程序,包括收发两个模块,可用于FPGA的通信中,可通过程序设置收发的位数,有很好的扩展性....
用verilog语言写的串口通信程序,包括收发两个模块,可用于FPGA的通信中,可通过程序设置收发的位数,有很好的扩展性.-Verilog language used to write serial communication program, including the sending and receiving two modules can be used for FPGA communications, you can send and receive through the program to set the number of bits, there is a very good scalability.
- 2022-06-17 10:57:04下载
- 积分：1
-
小梅哥RTL8211PHYFPGA
说明： 基于RTL8211以太网芯片开发的以太网通信代码，使用Quartus编程，FPGA板子为开发者(Ethernet communication code based on rtl8211 Ethernet chip, using quartus programming, FPGA board for developers)
- 2020-09-17 21:47:55下载
- 积分：1
-
codes
EKG SIGNAL PROCESSING THROUGH CORDIC
- 2013-09-29 01:46:17下载
- 积分：1
-
FPGA读写SDRAM的VHDL程序(已经测试过)
FPGA读写SDRAM的VHDL程序(已经测试过)-SDRAM read and write the VHDL program FPGA (already tested)
- 2022-05-20 21:52:20下载
- 积分：1
-
dds
说明： 基于fpga的函数发生器设计通过fpga实现正弦波输出(基于fpga的函数发生器)
- 2009-08-01 08:47:29下载
- 积分：1
-
multi8x8
节约资源型 8位*8位 运算VHDL代码，采用串行运算，8 个时钟周期完成一次运算。QUARTUS下已验证(resource conservation-8* 8 Operational VHDL code, using serial computation. 8 clock cycles to complete an operation. QUARTUS has been under test)
- 2006-12-07 13:22:48下载
- 积分：1
-
verilog-PS2-Keyboard
veirlog编写的PS2键盘通讯程序, 并有PS2接口的相关说明, Quartus II 8.1工程文件(veirlog written communication procedures PS2 keyboard, and a PS2 interface instructions, Quartus II 8.1 project file)
- 2010-11-16 16:39:56下载
- 积分：1
-
ALOHA
this program is a simulation for Aloha
- 2012-11-13 11:38:10下载
- 积分：1
