登录
首页 » VHDL » FPGA读写SDRAM的VHDL程序(已经测试过)

FPGA读写SDRAM的VHDL程序(已经测试过)

于 2022-05-20 发布 文件大小:5.15 kB
0 91
下载积分: 2 下载次数: 1

代码说明:

FPGA读写SDRAM的VHDL程序(已经测试过)-SDRAM read and write the VHDL program FPGA (already tested)

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • FPGA数字AGC(帮同学做的毕业设计)
    FPGA数字AGC(帮同学做的毕业设计)-FPGA digital AGC (help students to do the graduation project)
    2022-03-17 18:29:50下载
    积分:1
  • dft
    verilog语言实在点变换DFT源代码,可以配合软核或者其他CPU进行综合FFT变换,也可以单独使用生成module!(verilog language is point FFT transform source code, can tie in with the soft-core CPU, or other integrated FFT transform, it can be used to generate module!)
    2009-05-09 14:29:47下载
    积分:1
  • FPGA
    基于FPGA的电机控制 FPGA-basedMotorControl-FPGA-based motor control FPGA-basedMotorControl
    2022-04-13 15:15:14下载
    积分:1
  • maichongceliang
    对于已获得的脉冲包络采样序列,需测量的脉冲特征参数主要有:脉冲幅值(PA)、脉冲到达时间(TOA)和脉冲宽度(PW)。实际测量中,脉冲波形的形状是各种各样的,但其主要的参数有脉冲幅度、脉冲宽度、脉冲周期、脉冲占空比、脉冲前沿(上升时间)、脉冲后沿(下降时间)、脉冲上冲、脉冲下冲、脉冲下垂、脉冲顶部不平度等,脉冲参数的计量主要就是对这些参数进行计量。本程序包实现基于FPGA实现脉冲宽度和重复周期的测量。(Who have access to the pulse envelope sample sequence, the pulse measurement to be the main characteristic parameters are: pulse amplitude (PA), pulse time of arrival (TOA) and pulse width (PW). The actual measurement, the pulse shape is a wide variety of shapes, but its main parameters of the pulse amplitude, pulse width, pulse period, pulse duty cycle, pulse leading edge (rise time), pulse along (down time), the red pulse, pulse undershoot, pulse droop, pulse irregularities, such as at the top, the measurement of pulse parameters is mainly the measurement of these parameters. The package FPGA-based pulse width and repetition to achieve the measurement cycle.)
    2009-07-08 14:32:08下载
    积分:1
  • jt2
    基于FPGA的交通灯代码,VHDL语言书写。适合新手学习vhdl语言时使用(FPGA-based traffic light code, VHDL language writing. Suitable for novice learning vhdl language used when)
    2013-10-26 13:30:26下载
    积分:1
  • PUF_TRNG
    this is a verilog code of true random number generator using butterfly puf
    2017-04-22 05:10:25下载
    积分:1
  • 并串转换
    利用VHDL语言实现并串转换过程。利用VHDL语言实现并串转换过程。利用VHDL语言实现并串转换过程。利用VHDL语言实现并串转换过程。利用VHDL语言实现并串转换过程。
    2023-06-03 10:20:03下载
    积分:1
  • 007
    给大家上传一本非常好的关于verilog-hdl的电子书,实用,易懂,易学。此为第七章(Give us a very good upload on verilog-hdl of e-books, practical, easy-to-understand, easy to learn. This is the Chapter VII)
    2008-04-22 16:53:33下载
    积分:1
  • DE2_115_SD_Card_Audio_Player
    该代码实现了对SD 卡的读写操作,是一个较好的范例。(The code achieves access reading SD CARD based on DE-2,It is a good example。)
    2012-08-14 00:29:47下载
    积分:1
  • AD
    说明:  FPGA控制AD7321的模块,是本人亲自试验过的。有Verilog源码,和简单文档。(FPGA control module of the AD7321 is personally tested. There Verilog source code, and simple document.)
    2009-08-18 20:31:53下载
    积分:1
  • 696518资源总数
  • 105549会员总数
  • 12今日下载