登录
首页 » VHDL » asynchronous reset state machine

asynchronous reset state machine

于 2023-07-14 发布 文件大小:882.00 B
0 21
下载积分: 2 下载次数: 1

代码说明:

异步复位状态机 -- State Machine with Asynchronous Reset -- dowload from: www.fpga.com.cn & www.pld.com.cn -asynchronous reset state machine-- State Machine with Asynchronou "s Reset-- dowload from : www.fpga.com.cn

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • NTR2120
    超低速的光纤一体发接收发送器,同于以前的光纤一体化接头都只适用于2M以上的通讯,如需将232等低速信号用光纤传输出,需要加复杂的调制解调电路,网动光电新生产的这款光纤头主要针对低速信号,可以传送DC-500KPS的信号,极大地简化了硬件设计.(Ultra-low-fat whole-speed fiber-optic transmitter receiver with fiber-optic integration in the previous joint only applies to more than 2M communications, etc. For the 232 low-speed optical fiber transmission of signals, the need to increase the complexity of the modulation and demodulation circuit, the net move Photoelectric new production of this first major response to low-speed fiber-optic signal, DC-500KPS can send the signal, greatly simplifying the hardware design.)
    2008-06-27 11:48:58下载
    积分:1
  • USB_xilinx_vhdl
    说明:  Giao tiep Univesan ...
    2020-06-20 03:00:02下载
    积分:1
  • kalman filter
    图书馆IEEE;
    2023-04-02 19:00:03下载
    积分:1
  • single_phase_inverter_wangyafankui
    带有电网电压反馈的单相PWM整流器反馈,输出的波形很好,适合初学者学习观摩(With power grid voltage feedback single-phase PWM rectifier feedback, the output waveform is very good, suitable for beginners learning view )
    2012-11-30 16:16:04下载
    积分:1
  • Xilinx PCIcore have a detailed description of official documents, to support the...
    锡林克斯巴达官方文件有详细说明,支持斯巴达、顶点
    2022-02-27 03:33:26下载
    积分:1
  • SD_Controller_Verilog
    说明:  该程序包是SD卡/MMC卡控制器SDC的verilog语言包,它包括以下4部分:RTL源代码,测试平台,软件仿真文件,说明文件。(This source package is the SD card and MMC card controler model based on the Verilog language. It has the following 4 parts: RTL language, testbench, software simulating files and help document.)
    2021-04-05 17:39:03下载
    积分:1
  • VHDL
    vhdl 让你更加熟悉掌握这么硬件电路设计语言 非常清晰(vhdl)
    2010-07-22 07:30:20下载
    积分:1
  • atom.2007.12.tar
    Cores are generated from Confluence a modern logic design language. Confluence is a simple, yet highly expressive language that compiles into Verilog, VHDL, and C
    2008-05-12 10:13:23下载
    积分:1
  • sender的verilog 利用fpga实现
    sender的verilog 利用fpga实现-sender using the Verilog FPGA realize
    2022-05-26 20:43:04下载
    积分:1
  • oooo
    基于fpga和51单片机的等精度频率计,通过fpga对信号进行采集,数据传给单片机计算,再由12864进行显示,可进行频率,周期,脉宽,占空比,幅值等的测量。(Fpga and 51 microcontroller based precision frequency meter, through fpga for signal acquisition, data to the microcontroller to calculate, and then by 12864 for display, can be measured frequency, period, pulse width, duty cycle, the amplitude and the like.)
    2014-11-13 19:02:07下载
    积分:1
  • 696524资源总数
  • 103843会员总数
  • 49今日下载