登录
首页 » VHDL » asynchronous reset state machine

asynchronous reset state machine

于 2023-07-14 发布 文件大小:882.00 B
0 125
下载积分: 2 下载次数: 1

代码说明:

异步复位状态机 -- State Machine with Asynchronous Reset -- dowload from: www.fpga.com.cn & www.pld.com.cn -asynchronous reset state machine-- State Machine with Asynchronou "s Reset-- dowload from : www.fpga.com.cn

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • AMBA
    AMBA总线规范,能对从事嵌入式的同行们有一些帮助,让大家更好的理解ARM 结构和AMBA 体系(AMBA Specification)
    2012-12-06 20:35:22下载
    积分:1
  • VHDL实现led灯的动态扫描,主要对CLK进行分频
    VHDL实现led灯的动态扫描,主要对CLK进行分频-VHDL realization led lamp dynamic scan, the main points of the CLK to the frequency
    2023-03-21 08:35:04下载
    积分:1
  • axi_master
    自己写的 AXI master code(AXI master code)
    2014-10-20 15:53:41下载
    积分:1
  • 上海外滩看到的最大的LED显示屏的内核源代码,主要是完成视频信号的远距离传输的编解码与接口转换...
    上海外滩看到的最大的LED显示屏的内核源代码,主要是完成视频信号的远距离传输的编解码与接口转换-Shanghai Bund to see the largest LED display in the kernel source code, mainly to complete the long-distance video signal transmission codec conversion and interface
    2022-01-25 18:54:47下载
    积分:1
  • oc8051 Verilog代码,关于
    verilog code,about oc8051
    2023-04-16 08:45:03下载
    积分:1
  • GUI
    1)选择一个语音信号作为分析对象,或录制一段语音信号; 2)对语音信号进行采样,画出采样前后语音信号的时域波形和频谱图; 3)利用MATLAB中的随机函数产生噪声加入到语音信号中,使语音信号被污染,然后进行频谱分析; 4)设计用于处理该语音信号的数字滤波器,给出滤波器的性能指标,画出滤波器的频率响应; 5)对被噪声污染的语音信号进行滤波,画出滤波前后信号的时域波形和频谱,并对滤波前后的信号进行比较和分析; 6)回放各步骤的语音信号,给出相应处理程序及运行结果分析。(1) Select a voice signal as an analysis object, or record a voice signal 2) sampling the voice signal, draw the waveform and frequency spectrum of the time domain before and after sampling the speech signal 3) using the random function in MATLAB generated noise was added to the speech signal, the speech signal to be contaminated, and then spectrum analysis 4) for processing the speech signal, the digital filter design, given the performance of the filter to draw the filter' s frequency response 5) on the noise pollution of the speech signal is filtered, time-domain waveform and spectrum draw before and after filtering the signal before and after filtering, and the signal for comparison and analysis 6) playback of the speech signal for each step, given the results of the corresponding processing procedures and run analysis.)
    2021-03-18 17:29:19下载
    积分:1
  • 可在FPGA上运行的8051 IP core,是学习FPGA及SPOC的好资料。
    可在FPGA上运行的8051 IP core,是学习FPGA及SPOC的好资料。-FPGA can be run on 8051 IP core, is to learn from FPGA and SPOC good information.
    2022-03-26 18:10:19下载
    积分:1
  • 不足20元的PCI设计,含ABEL源代码。
    不足20元的PCI设计,含ABEL源代码。-PCI design less than 20Yuan ,including ABEL code
    2022-01-24 17:08:50下载
    积分:1
  • ml50x_schematics
    xilinx公司的virtex-5开发板原理图 需要的可以下载看一下 希望对你有帮助(xilinx company virtex-5 development board schematics can download look you want to help)
    2012-09-12 08:49:31下载
    积分:1
  • tongbu
    使用VERILOG开发时钟同步算法,能够从数据信号中提取时钟信息,(Clock synchronization algorithm using VERILOG developed to extract the clock from the data signal information,)
    2020-11-11 12:39:44下载
    积分:1
  • 696516资源总数
  • 106571会员总数
  • 2今日下载