-
用VERILOG语言编写的电子琴程序.用GW48教学实验箱仿真的
用VERILOG语言编写的电子琴程序.用GW48教学实验箱仿真的-Using Verilog language organ procedures. GW48 teaching experiment with simulation boxes
- 2022-03-01 23:12:48下载
- 积分:1
-
fir_vivado
此压缩包里面有基于vivado平台的工程,包括了正弦信号的产生,还有fir滤波器的设计以及fft算法的设计实现(in this package,there are three projects of
the generation of the signal of sin and the
design of fir filter and the ari)
- 2016-09-18 15:00:22下载
- 积分:1
-
spi转i2s的verilog程序,fpga是总模块,spi和i2s是子模块,shiftreg是转换...
spi转i2s的verilog程序,fpga是总模块,spi和i2s是子模块,shiftreg是转换-spi transfer i2s the verilog program, fpga is the total module, spi, and i2s is the sub-module, shiftreg is to convert
- 2022-02-13 16:18:27下载
- 积分:1
-
Optimised_OMP
一种压缩感知信号恢复算法,针对贪婪迭代类算法中的正交匹配追踪(OMP)算法的改进。OMP在每次迭代过程中选择出的原子并不是最优的,无法使本轮迭代中残差的减少最大化。本例程实现了改进的最优OMP算法,即Optimised_OMP,保证每次迭代选出的原子与已选出的原子序列所构成的平面正交,因而可以使残差下降的更快,从而加速算法收敛。(A compressed sensing signal recovery algorithms track (OMP) algorithm and orthogonal matching algorithm greedy iterative class. The OMP selected atoms in each iteration of the process is not optimal, not be able to maximize the reduction of the residual in the current round of iteration. The routines to achieve the optimal OMP algorithm improvements that Optimised_OMP, to ensure that each iteration selected atoms with atomic sequence elected a plane orthogonal, and thus can make the residuals have declined even faster, thus speeding up the algorithm convergence.)
- 2021-03-08 10:19:29下载
- 积分:1
-
I2C
VHDL语言编写的I2C通信接口,可与单片机等MCU相连,只占用很少的引脚线完成数据的传输(Written in VHDL I2C communication interface, such as MCU and MCU can be connected, only takes a few lines to complete the data transmission pin)
- 2011-05-15 09:00:33下载
- 积分:1
-
ac97 codec fpga vertix5
;建立一个录音机,用于录制和播放8位数字音频样本。实现了一个低通FIR滤波器模块,可以用作抗混叠和重构滤波器。
- 2022-02-06 18:53:20下载
- 积分:1
-
Features: Based on the VHDL language, realize high
功能:基于VHDL语言,实现对高速A/D器件TLC5510控制-Features: Based on the VHDL language, realize high-speed A/D control devices TLC5510
- 2022-11-12 08:45:02下载
- 积分:1
-
vhdl-cordic-atan-master
说明: Implementation of CORDIC atan block in VHDL
- 2019-05-14 16:51:26下载
- 积分:1
-
8b10b_encoder_and_decoder
可编程器件厂商Altera出品的8b10b编码器源代码(Giga8b10b v10)
- 2021-01-22 16:08:40下载
- 积分:1
-
里德所罗门编码器
此库包提供了几个前锋错误纠错 (FEC) 解码器和加速原语在数字信号处理 (DSP) 很有用。除了里德所罗门的编解码器,这些 functionstake 充分利用 MMX、 SSE 和 SSE2 SIMD 指令的设置)/AMD 的 ia-32 处理器和 Altivec/VMX/速度引擎 SIMDinstruction G4 和 G5 PowerPC 上设置。
- 2023-02-18 13:35:03下载
- 积分:1