登录
首页 » VHDL » 很不容易找到的资料,基于VHDL的频率计设计 希望有用

很不容易找到的资料,基于VHDL的频率计设计 希望有用

于 2022-04-21 发布 文件大小:140.43 kB
0 98
下载积分: 2 下载次数: 1

代码说明:

很不容易找到的资料,基于VHDL的频率计设计 希望有用-Not easy to find information on the frequency meter based on the VHDL design seek to help

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • 16位并行相关器的VHDL程序
    16位并行相关器的VHDL程序-16 parallel with the VHDL-related procedures
    2022-02-09 15:11:47下载
    积分:1
  • asynchronous serial communication port of the FPGA, function (1) serial data rec...
    异步串口通信口在FPGA实现,功能有(1)串行数据接收的同步控制;(2) 串行数据发送的同步控制-asynchronous serial communication port of the FPGA, function (1) serial data receiver synchronization control; (2) the transmission of serial data synchronization control
    2023-06-21 16:25:03下载
    积分:1
  • bundle_test5
    说明:  一个具备bp协议典型功能的数据传输系统(超时重传机制以及托管传输)包含五个节点(A data transmission system with typical functions of BP protocol (Overtime retransmission mechanism and managed transmission) consists of five nodes)
    2019-12-02 19:06:44下载
    积分:1
  • VGA FPGA时序仿真,仿真的PS / 2键盘接口VHDL源C.
    用FPGA模拟VGA时序、模拟PS/2总线的键盘接口VHDL源代码,基于Xilinx spartan3-VGA FPGA timing simulation, simulation PS/2 keyboard interface bus VHDL source code, Based on Xilinx spartan3
    2023-01-19 01:15:04下载
    积分:1
  • VHDL实现SPI功能源代码
    VHDL实现SPI功能源代码 -- The SPI bus is a 3 wire bus that in effect links a serial shift -- register between the "master" and the "slave". Typically both the -- master and slave have an 8 bit shift register so the combined -- register is 16 bits. When an SPI transfer takes place, the master and -- slave shift their shift registers 8 bits and thus exchange their 8 -- bit register values.-SPI realize the functional VHDL source code The SPI bus is a 3 wire bus that in effect links a serial shift register between the
    2022-01-26 00:50:40下载
    积分:1
  • EncoderUsingif
    encoder using else if statement
    2015-05-21 13:41:00下载
    积分:1
  • 此为多功能数字电子钟的vhdl代码,有闹钟、时间可调、计时等功能...
    此为多功能数字电子钟的vhdl代码,有闹钟、时间可调、计时等功能-This is a multi-function digital electronic clock VHDL code, has an alarm clock, time adjustable, timing and other functions
    2022-07-16 04:42:00下载
    积分:1
  • Xilinx公司Accel DSP项目
    xilinx accel dsp实例项目工程-xilinx accel dsp project
    2023-03-09 20:10:02下载
    积分:1
  • Combined unit GPS clock synchronization detection unit merger GPS synchronized c...
    合并单元内GPS同步时钟的检测 合并单元内GPS同步时钟的检测-Combined unit GPS clock synchronization detection unit merger GPS synchronized clock detection
    2023-05-04 14:30:04下载
    积分:1
  • zynq-7000 MIZ7035开发板硬件使用手册20171102
    XCZ7035的硬件平台使用说明 包括USB接口(XCZ7035 hardware platform instructions Including USB interface)
    2018-10-22 09:52:06下载
    积分:1
  • 696516资源总数
  • 106571会员总数
  • 2今日下载