-
ssb
ssb的调制与解调，包括信号的产生、乘法器、加噪、BPF、解调等部分。(ssb modulation and demodulation, signal generation, multiplier, adding noise, BPF, demodulation section.)
- 2013-04-11 16:02:10下载
- 积分：1
-
VGA_Test
说明： 基于FPGA的VGA驱动代码VHDL
在显示屏显示一个汉字(FPGA-based VHDL code of the VGA driver that a character in the display)
- 2009-08-10 14:55:27下载
- 积分：1
-
简易信号发生器 FPGA
说明： 简易信号发生器，可以实现简单的信号实现，任意波编辑，通过FPGA的verilog语言实现功能，自测可以正常使用。(Simple signal generator, can realize simple signal realization, arbitrary wave editing, through FPGA Verilog language function, self-test can be used normally.)
- 2021-03-25 11:15:32下载
- 积分：1
-
用于FPGA的huffman算法的HDL编码
用于FPGA的huffman算法的HDL编码，包括VHDL及Verilog代码。可用于JPEG及MPEG压缩算法。(The huffman algorithm for FPGA HDL coding, including VHDL and Verilog code. Can be used in JPEG and MPEG compression algorithms.)
- 2008-08-01 17:25:44下载
- 积分：1
-
usb接口系统设计实例
fpga usb接口系统设计实例,实现了usb通讯，控制相关器件完成高速数据采集，存储，数据处理。-fpga usb interface system design example, the realization of the usb communications, control-related devices to complete high-speed data acquisition, storage, data processing.
- 2022-04-28 05:44:11下载
- 积分：1
-
project_first
说明： basys3的数字钟，可以显示00.00-59.59(Digital clock of basys3,It can display 00.00-59.59)
- 2019-06-18 10:37:53下载
- 积分：1
-
20190717
说明： uart documentation, july 17, 2019. the document describes the basics of verilog programming and how to implement them on an fpga device
- 2020-06-21 21:40:01下载
- 积分：1
-
tpc_vhd
完整的TPC编译码VHDL程序，直接就可以运行(TPC encoder and decoder)
- 2020-11-21 15:29:36下载
- 积分：1
-
QAM_verilog
基于FPGA的16QAM，用verilog编写，其中DDS为自己编写，含设计文件和testbench。已通过moldesim软件仿真。 (FPGA-based 16QAM, with verilog writing, including DDS for their preparation, including design files and testbench. Simulation software has been through moldesim.)
- 2021-02-22 18:29:41下载
- 积分：1
-
jt2
基于FPGA的交通灯代码，VHDL语言书写。适合新手学习vhdl语言时使用(FPGA-based traffic light code, VHDL language writing. Suitable for novice learning vhdl language used when)
- 2013-10-26 13:30:26下载
- 积分：1
