登录
首页 » VHDL » 基于NiosⅡ的2 de2_tvproject

基于NiosⅡ的2 de2_tvproject

于 2022-01-26 发布 文件大小:2.81 MB
0 134
下载积分: 2 下载次数: 1

代码说明:

本演示使用VGA输出和DVD播放器播放视频和音频输入

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • dianti
    6层电梯设计,采用vhdl编写,能够实验电梯功能(6-story elevator design, using vhdl prepared, able to lift function experiments)
    2014-04-06 11:41:34下载
    积分:1
  • code
    说明:  基于蜂鸟E203riscv系统的DMA外设代码(DMA code based on hbird_e203 system)
    2021-04-14 13:38:55下载
    积分:1
  • VHDL由IEEE 1076标准定义的,IEEE标准的VHDL语言参考人…
    VHDL is defined by IEEE Standard 1076, IEEE Standard VHDL Language Reference Manual (the VHDL LRM). The original standard was approved in 1987. IEEE procedures require that standards be periodically reviewed and either reaffirmed or revised. The VHDL standard was revised in 1993, 2000, and 2002. In each revision, new language features were added and some existing features enhanced. The aim in each revision was to improve the language as a tool for design and verification of digital systems. Since the 2002 revision, there have two parallel efforts to further develop the language. The first was the VHDL Procedural Interface (VHPI) Task Force, a subcommittee of the IEEE P1076 Working Group. The VHPI Task Force prepared an interim amendment to the standard, formally approved by IEEE in March 2007. The amendment is titled IEEE 1076c, Standard VHDL Language Reference Manual―Amendment 1: Procedural Language Application Interface.
    2023-05-31 06:40:03下载
    积分:1
  • histogram_new
    Verilog语言描述,统计图片的像素值直方图(Verilog,Pictures of the pixel value histogram statistics)
    2021-03-04 17:39:31下载
    积分:1
  • Noc
    credit base network on chip(network on chip (noc))
    2020-06-19 11:40:02下载
    积分:1
  • VHDL--波形发生器
    用FPGA产生正弦波、方波、三角波和锯齿波,可以通过按键控制输出波形及其频率,并且可以通过lcd显示输出的波形名字及频率
    2022-02-12 06:23:05下载
    积分:1
  • 用VHDL语言编写的实现8位数据的并串转换,可下载在FPGA中
    用VHDL语言编写的实现8位数据的并串转换,可下载在FPGA中-VHDL language with the realization of an 8-bit data, and the string conversion, can be downloaded in the FPGA in
    2022-04-15 10:43:06下载
    积分:1
  • Some_classic_examples_of_VHDL_language_source_code
    VHDL语言的一些经典实例源代码,包括状态机,时序电路,组合逻辑电路等(Some classic examples of VHDL language source code, including the state machine, sequential circuits, combinational logic circuits)
    2010-07-11 12:50:06下载
    积分:1
  • RS_5_3_CODEC
    完成RS(5,3)编码程序,运用Verilog语言。(Complete the RS (5,3) coding process, the use of Verilog language.)
    2010-05-25 21:21:34下载
    积分:1
  • Verilog 经典实例,完整源码与大家分享
    Verilog 经典实例,完整源码与大家分享-Verilog classic example of a complete source to share with you
    2022-07-03 12:56:56下载
    积分:1
  • 696516资源总数
  • 106415会员总数
  • 3今日下载