登录
首页 » VHDL » MAX2 EPLD 的测试程序, VHDL语言编写.

MAX2 EPLD 的测试程序, VHDL语言编写.

于 2022-01-26 发布 文件大小:1.19 kB
0 49
下载积分: 2 下载次数: 1

代码说明:

MAX2 EPLD 的测试程序, VHDL语言编写.-MAX2 EPLD testing code, VHDL language.

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • Flash接口控制器的VHDL和Verilog源代码和程序测试
    flash接口控制器的VHDL以及verilog源代码和Testbench程序-flash interface controller VHDL and Verilog source code and procedures Testbench
    2022-06-27 08:57:14下载
    积分:1
  • ccd_tcp1209d-driver
    ccd驱动程序,刺程序是tcd1209的驱动程序,能够修改积分时间(ccd driver stabbed program is tcd1209 driver can modify the integration time)
    2021-02-23 09:49:40下载
    积分:1
  • Code
    提供了《自己动手写CPU》本书每一章涉及的OpenMIPS源代码、测试程序。(It provides the OpenMIPS source code and test program in each chapter, which is written in the book "do it yourself CPU".)
    2020-07-01 23:00:02下载
    积分:1
  • sp6ex5
    xilinx SP6系列的3-8译码器实现(Implementation of Xilinx SP6 Series 3-8 Decoder)
    2020-06-22 21:40:01下载
    积分:1
  • dl.sh
    linux cmd line download script
    2012-03-15 02:51:11下载
    积分:1
  • bankorder
    说明:  银行排队系统的VHDL程序实现,可以实现排队顾客自动取号,查看前面排队人数,银行服务柜台号等。(Bank queuing system VHDL program can be achieved automatically check its customers lined up to view the queue in front of the number of its banking services, such as counters.)
    2008-11-28 15:49:49下载
    积分:1
  • hidejj
    实现线性反馈移位寄存器的verilog实现(lfsr use verilog for the zip)
    2017-08-02 14:23:12下载
    积分:1
  • srio
    fpga平台实现srio通信,以及srio端口寄存器设计。(FPGA platform to achieve sRIO communication, as well as sRIO port register design.)
    2017-07-09 16:52:45下载
    积分:1
  • fault
    fault minimization using genetic algorithm
    2013-11-19 20:05:06下载
    积分:1
  • SPI-NOR-Flash-controller-Verilog
    SPI NOR Flash控制器Verilog源代码(SPI NOR Flash controller Verilog)
    2020-11-28 15:29:29下载
    积分:1
  • 696524资源总数
  • 103843会员总数
  • 49今日下载