-
moore-FSM
该程序描述并且模拟和实现了了一个摩尔有限状态机的功能和作用(The program describes the simulation and the function and role of a mole finite state machine)
- 2013-05-10 10:27:09下载
- 积分:1
-
Verilog计数器、编码器、加法器
说明: verilog编码器、计数器、加法器的程序(Verilog encoder, counter, adder procedures)
- 2019-01-26 21:50:01下载
- 积分:1
-
适用于FPGA的SOPC方面的元器件添加,如COMPNENT
适用于FPGA的SOPC方面的元器件添加,如COMPNENT-Applicable to FPGA-SOPC area to add components, such as COMPNENT
- 2022-09-20 17:30:03下载
- 积分:1
-
09image_generation
code qui affiche une image sur ecran vga
- 2013-05-09 21:21:10下载
- 积分:1
-
1
matlab code for JTAG cable checking
- 2014-02-04 19:27:39下载
- 积分:1
-
18B20PLCD
温度液晶显示演示程序
LCD数据线:P0口
LCD控制线:RS P20 RW P21 E P22 BUSY P07
18B20端口DQ :P27
(Temperature of liquid crystal display demo
Data line: P0 LCD
LCD RS P20 RW P21 control line: E P22 BUSY P07
18B20 DQ : P27 port
)
- 2011-12-03 23:04:34下载
- 积分:1
-
ram
代码实现了一个由32位寄存器组成的寄存器组,并有多个控制输入和两个输出,方便使用。(The code implements a 32-bit register consisting of registers, and there are multiple control inputs and two outputs, easy to use.)
- 2009-10-23 16:09:44下载
- 积分:1
-
flash
fpga Verilog 控制读写flash (fpga Verilog flash )
- 2015-06-23 14:45:44下载
- 积分:1
-
password
verilog代码实现的数字密码锁。通过4个并行的10位移位寄存器,分别记录在时钟上升沿时A,B,C,D的输入情况,比如某上升沿输入A,相应时刻A对应的移位寄存器输入1,其他三个移位寄存器输入都为0.另外4个并行的10位寄存器记录密码。这样,密码锁不仅可以识别字符数量,还可以判断出字符的输入次序。(verilog code of digital lock. By four parallel 10-bit shift register, respectively, recorded in the clock rising edge A, B, C, D of inputs, such as a rising edge of input A, the corresponding moments A 1 corresponding to the input shift register, the other three shift bit register inputs are 0. another four parallel 10-bit registers record the password. This lock can not only identify the number of characters, you can also determine the character of the input sequence.)
- 2011-10-18 21:45:45下载
- 积分:1
-
sim_uart
uart 收发器 verilog 代码,实现自收发功能
sys clk = 25m, baud 9600 停止位1, 无校验位;
代码实现了串口自收发功能,及把从 PC 收到的内容都发送会 PC, 其他波特率,自行修改代码即可,在 alter 的FPGA 上调试通过;
(verilog code uart transceiver to achieve self-transceiver function sys clk = 25m, baud 9600 1 stop bit, no parity code from the transceiver features a serial port, and the contents received from the PC will send the PC, another Potter rate, self-modifying code can, in the alter of the FPGA, debugging through )
- 2010-10-10 21:49:46下载
- 积分:1