-
verilog file , FPGA controll vga display
verilog file , FPGA controll vga display- verilog file , FPGA controll vga display
- 2022-03-31 15:41:34下载
- 积分：1
-
NAND型闪存接口程序 NANDflash
NAND型闪存接口程序 里面包含了datasheet以及测试程序 (NAND flash memory interface program)
- 2020-06-26 00:00:02下载
- 积分：1
-
uart
说明： fpga串口收发完整程序，Verilog语言。(FPGA configuration PLL complete program, Verilog language.)
- 2020-06-20 17:00:02下载
- 积分：1
-
cpu
说明： 一个简单的CPU设计，支持add，sub，mvi，mv四条指令，用Verilog语言编写，在Quratus II上编译通过，仿真正确。(A simple CPU design, support add, sub, mvi, mv four instructions, with the Verilog language, compiled by the Quratus II, the simulation is correct.)
- 2011-04-09 12:22:09下载
- 积分：1
-
EDA常用双LED显示译码程序，将四位二进制数译码为七位对应于LED7位输入的高低电平信号...
EDA常用双LED显示译码程序，将四位二进制数译码为七位对应于LED7位输入的高低电平信号-EDA common dual LED display decoding procedure will be four binary decoding for seven LED7 spaces corresponding to the input signal circuits
- 2022-06-29 02:03:32下载
- 积分：1
-
altera niosii SOPC helloword learning
altera niosii SOPC helloword 学习-altera niosii SOPC helloword learning
- 2022-10-30 21:55:03下载
- 积分：1
-
在QuartusII运用ＡＨＤＬ语言，首先设计出PN发生器来产生一个11位的数据流在整个周期内有效数据有 =2047位；再设计状态机用来检测串行数据流中的序列。...
在QuartusII运用ＡＨＤＬ语言，首先设计出PN发生器来产生一个11位的数据流在整个周期内有效数据有 =2047位；再设计状态机用来检测串行数据流中的序列。运用两个个计数器分别对PN码计数以及序列出现的次数计数。改变ＰＮ码结构可以作为通用数列检测器-QuartusII use in AHDL language, the first PN generator designed to generate a data stream 11 throughout the cycle has an effective data = 2047 re-designing the state machine used to detect the serial data stream in sequence. The use of two counters were counting on the PN code, as well as counting the number of sequences occur. Changes in the structure of PN code series can be used as general-purpose detector
- 2023-03-11 09:20:03下载
- 积分：1
-
quanjiaqi
4 级流水方式的8 位全加器。。。。。。(Way flow of 4 full adder 8. . . . . .)
- 2009-04-29 15:48:35下载
- 积分：1
-
I2C APB ds v1.0
关于i2c master/slaver control 方面的技术资料 介绍其特色与使用方法(On the i2c master/slaver control of technical information on their characteristics and use)
- 2007-07-29 00:40:04下载
- 积分：1
-
zhitouzi
原创。掷骰子游戏，VHDL，quartus，北京邮电大学数电实验，实现随机掷骰子游戏，在数码管显示点数，点阵显示输赢，有开机动画以及开机音乐，可实现多人游戏等(games, VHDL, quartus,experiments of BUPT, pure originality,random game, in the digital display dots, dot matrix display winning or losing, there are boot animation and boot music, multiplayer gaming can be achieved)
- 2020-12-24 20:49:04下载
- 积分：1
