登录
首页 » VHDL » FPGA PWM输入与输出

FPGA PWM输入与输出

于 2022-01-28 发布 文件大小:285.49 kB
0 158
下载积分: 2 下载次数: 1

代码说明:

自己写的pwm占空比采集与输出 但是没有计算占空比,如果又需要可以自己修改计算并显示占空比,该程序已经测试过了,可以使用,拿出来供大家分享,新手写的如有不足请大牛带飞。

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • hdl_adder
    MATLAB to HDL Code conversion
    2020-06-17 12:40:01下载
    积分:1
  • verilog
    关于USB开发的verilog开发程序,非常的全面,学习FPGA开发时用得着。(About USB development verilog development process, very comprehensive, learning FPGA development time worthwhile.)
    2013-12-26 18:29:35下载
    积分:1
  • PWM
    通过一个计数器来实现输出信号的占空比要求,可以将duty_cycle分配到拨码开关上,LED分配到发光二极管上,然后调节拨码开关,即可看到LED的亮度发生变化.(The duty cycle of the output signal can be assigned to the dial switch by a counter, and the LED can be assigned to the light emitting diode. Then the brightness of the LED can be seen by adjusting the dial switch.)
    2020-06-16 13:20:02下载
    积分:1
  • bootstrap_ace_v1.3.2
    多年项目经验测试文档测试文档,重要保存重要保存重要保存重要保存重要保存重要保存(Years of project experience testing document testing, it is important to save save save important important important important to save save save important)
    2016-03-05 15:46:27下载
    积分:1
  • fft
    说明:  fft代码,采用蝶形算法,包括C,matlab和verilog代码(fft code, using butterfly algorithm, including C, matlab and Verilog code)
    2008-11-29 11:09:47下载
    积分:1
  • 这篇文章主要是概要的阐述了如何使用
    这篇文章主要是概要的阐述了如何使用-quartusⅡ+Modelsim+synplify pro,来设计FPGA系统。-This is a summary of the main article on how to use the-quartus Ⅱ+ Modelsim+ synplify pro, to design FPGA systems.
    2022-01-26 08:00:21下载
    积分:1
  • Xilinx FPGA moving data across asynchronous clock boundaries
    Xilinx FPGA moving data across asynchronous clock boundaries
    2022-03-05 12:30:25下载
    积分:1
  • 用32位NiosII处理器实现RS232通信,可以给初学者一个借鉴。
    用32位NiosII处理器实现RS232通信,可以给初学者一个借鉴。-NiosII with 32-bit processors to achieve RS232 communication, can give a reference for beginners.
    2023-02-24 23:40:03下载
    积分:1
  • Buffer-DAQ
    基于研华采集卡的FIFO双缓存区高速数据采集(FIFO DAQ)
    2015-01-11 19:09:49下载
    积分:1
  • SVPWM_FPGA_ContainSourceCode
    广东工业大学硕士论文《SVPWM算法优化及其FPGA/CPLD实现》,在详细分析经典SVPWM算法基础上,提出一种优化算法,并在FPGA上实现。论文附录包含VHDL源码。(Guangdong University Thesis " SVPWM algorithm to optimize its FPGA/CPLD realization" in the detailed analysis of the classical SVPWM algorithm is proposed based on an optimization algorithm, and implemented on FPGA. Paper appendix contains VHDL source code.)
    2013-12-30 16:00:11下载
    积分:1
  • 696516资源总数
  • 106571会员总数
  • 2今日下载