登录
首页 » VHDL » Xilinx FPGA moving data across asynchronous clock boundaries

Xilinx FPGA moving data across asynchronous clock boundaries

于 2022-03-05 发布 文件大小:32.42 kB
0 41
下载积分: 2 下载次数: 1

代码说明:

Xilinx FPGA moving data across asynchronous clock boundaries

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • VGA_Test
    说明:  基于FPGA的VGA驱动代码VHDL 在显示屏显示一个汉字(FPGA-based VHDL code of the VGA driver that a character in the display)
    2009-08-10 14:55:27下载
    积分:1
  • 41_eth_ddr3_lcd
    说明:  “基于 ROM 的 LCD图片显示实验 ”中利用 FPGA 片上存储资源存储图片,并通过 LCD接口将图片显示到 LCD屏幕上。但是由于 FPGA 片上存储资源有限,只能存储分辨率较小的图片(In the experiment of LCD image display based on ROM, FPGA on-chip storage resources are used to store pictures, and the pictures are displayed on LCD screen through LCD interface. However, due to the limited on-chip memory resources of FPGA, it can only store images with smaller resolution)
    2021-03-21 00:33:00下载
    积分:1
  • 使用Altera公司的DE2平台,使用Verilog语言描述交通灯C.
    使用ALTERA上DE2平台,使用Verilog描述,交通灯控制。-Using ALTERA on DE2 platform, use the Verilog description of the traffic light control.
    2022-08-14 15:46:38下载
    积分:1
  • LMS算法FPGA仿真
    说明:  自适应滤波器算法LMS ,的FPGA实现,采用VERILOG实现。(LMS, an adaptive filter algorithm, is implemented on FPGA and VERILOG.)
    2020-06-24 01:00:02下载
    积分:1
  • 4ADlcd
    单片机4路ad模数转换数码管动态显示程序(4-way ad microcontroller analog to digital conversion digital tube dynamic display program)
    2013-06-02 22:10:07下载
    积分:1
  • altera EP1C6Q240C6开发板原理图
    altera EP1C6Q240C6开发板原理图-altera EP1C6Q240C6 SCH
    2022-12-08 05:45:03下载
    积分:1
  • 1pps
    说明:  fpga程序,产生1pps脉冲信号,使用的verilog语言。(FPGA program generates 1 PPS pulse signal, using Verilog language.)
    2020-06-20 17:00:01下载
    积分:1
  • or2a
    使用vhdl语言设计一位全加器,在仪器上下载并实现LED灯的闪亮(A full adder design)
    2013-09-26 18:24:15下载
    积分:1
  • rs-decoder-make-byvhdl
    - RS码是Reed-Solomon 码(理德-所罗门码)的简称,它是一类非二进制BCH码,在RS码中,输入信号分成k·m比特一组,每组包括k个符号,每个符号由m个比特组成。(- RS code is a Reed-Solomon code (Reed- Solomon codes) for short, is a non-binary BCH code, the RS code, the input signal is divided into a set of k · m bits, each including k symbols, each symbol consists of m bits.)
    2021-04-28 15:58:44下载
    积分:1
  • facman
    一款在Verilog实现的吃豆人游戏,采用VGA接口,在Nexys3开发板上运行无误。(A pac-man game implemented via Verilog, using VGA interface, perfectly run on Nexys 3)
    2021-03-31 07:39:09下载
    积分:1
  • 696522资源总数
  • 104042会员总数
  • 46今日下载