登录
首页 » VHDL » Xilinx FPGA moving data across asynchronous clock boundaries

Xilinx FPGA moving data across asynchronous clock boundaries

于 2022-03-05 发布 文件大小:32.42 kB
0 115
下载积分: 2 下载次数: 1

代码说明:

Xilinx FPGA moving data across asynchronous clock boundaries

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • Micron_SDRAM_DDR2Simulation_model_Verilog
    DDR2 SDRAM仿真模型,适合于ModelSim下工作,请先阅读readme(DDR2 SDRAM Simulation Model which is suitable for modelsim. Please read readme file firstly.)
    2020-10-29 17:49:57下载
    积分:1
  • 跑马灯 简单实用很适合初学者 希望对大家有用
    跑马灯 简单实用很适合初学者 希望对大家有用-Marquee is simple and practical very suitable for beginners want to be useful to everyone
    2022-04-09 02:07:14下载
    积分:1
  • electric-8.08
    The ElectricTM VLSI Design System is an open-source Electronic Design Automation (EDA) system that can handle many forms of circuit design, including: * Custom IC layout * Schematic Capture (digital and analog) * Textual Languages such as VHDL and Verilog (The ElectricTM VLSI Design System is an open-source Electronic Design Automation (EDA) system that can handle many forms of circuit design, including:* Custom IC layout* Schematic Capture (digital and analog)* Textual Languages such as VHDL and Verilog)
    2009-01-09 20:01:17下载
    积分:1
  • verilog ADPLL file with testbench
    verilog ADPLL file with testbench
    2022-04-20 22:45:21下载
    积分:1
  • MPEG
    MPEG-2TS 流嵌入控制数据的设计,设计的要求是用控制数据替换MPEG-2 TS 流中的空帧-MPEG-2TS control data stream embedded in the design, the design requirements is to control data to replace MPEG-2 TS stream of the air frame
    2022-01-24 14:30:49下载
    积分:1
  • reference
    早迟门(early late gate),比特同步算法,该文档详细的说明了早迟门算法的原理以及具体的实现步骤(Early late gate (early late gate), bit synchronization algorithm, the document explains in detail the principles of early-late gate method and the specific implementation steps)
    2015-04-30 15:06:04下载
    积分:1
  • ad73311
    AD73311芯片的控制和数据程序,用于控制音频AD芯片。(AD73311 chip control and data program)
    2021-02-01 23:20:00下载
    积分:1
  • AD
    说明:  基于fpga的ad采样程序 可控制ad9226对信号进行采样(Ad9226 signal sampling can be controlled by ad9226 sampling program based on FPGA)
    2019-07-30 14:00:57下载
    积分:1
  • FPGA实现数字跑表
    自己完成的项目,成功用vhdl语言实现数字跑表,可存储。
    2022-05-17 20:34:58下载
    积分:1
  • HwLog10
    用verilog写的,基于查表法实现的LOG10运算器,在Altera FPGA中应用。(It is a verilog design of LOG10 calculation unit, which is based on LUT arithmatic. And it is applicated in Altera FPGA.)
    2021-04-07 15:59:01下载
    积分:1
  • 696518资源总数
  • 106182会员总数
  • 24今日下载